created | 2023-05-22T06:57:18Z |
---|---|
begin | 2023-05-17T00:00:00Z |
end | 2023-05-18T00:00:00Z |
path | src/sys |
commits | 9 |
date | 2023-05-17T10:22:17Z | |||
---|---|---|---|---|
author | dlg | |||
files | src/sys/net/toeplitz.h | log | diff | annotate |
message |
fix stoeplitz_hash_h32. discussed with and ok tb@ |
date | 2023-05-17T20:23:14Z | |||
---|---|---|---|---|
author | patrick | |||
files | src/sys/sys/device.h | log | diff | annotate |
message |
Lenovo x13s requires a Qualcomm firmware file which is 13.7MB, so increase the limit from 5MB to 15MB. What does it contain? A full copy of Windows VM framework? For now, we need it to read the battery status... "go for it" deraadt@ |
date | 2023-05-17T21:45:41Z | |||
---|---|---|---|---|
author | kettenis | |||
files | src/sys/arch/arm64/arm64/cpu.c | log | diff | annotate |
message |
Tolerate difference in some of the features advertised by the ID_AA64PFR0_EL1 register across cores. The CSV2/CSV3 features are handled on a per-core basis so it is fine if they are different. And we only support 64-bit userland so it is fine if the EL0/EL1/EL2/EL3 fields are different too. This prevents us from printing a warning on the Rockchip RK3588 SoC which combines Cortex-A55 with Cortex-A76 that implement a sightly different feature set. ok deraadt@, mlarkin@ |
date | 2023-05-17T22:12:51Z | |||
---|---|---|---|---|
author | kettenis | |||
files | src/sys/kern/kern_sysctl.c | log | diff | annotate |
src/sys/sys/sysctl.h | log | diff | annotate | |
message |
Implement battery management sysctl. This will provide a set of sysctls to control the charging of laptop batteries: * hw.battery.chargemode (int) -1: force discharge 0: inhibit charge 1: auto In auto mode charging may be controlled by: * hw.battery.chargestop (int) Percentage (0-100) of last full capacity at which the battery should stop charging. * hw.battery.chargestart (int) Percentage (0-100) of last full capacity at which the battery should start charging. The idea is that with hw.battery.chargemode=1 hw.battery.chargestop=80 hw.battery.chargestart=75 the battery would be kept charged within the range between 75% and 80%. Allowable settings and some details of the behavior may differ between hardware implementations. Committing this early to easy testing of further diffs that implement this functionality in acpithinkpad(4) and aplsmc(4). ok kn@ |
date | 2023-05-17T23:12:04Z | |||
---|---|---|---|---|
author | patrick | |||
files | src/sys/dev/fdt/qcscm.c | log | diff | annotate |
message |
Add support for the Peripheral Authentication Service SMC interface. These are used to authenticate and boot firmware images on the many coprocessors embedded in Qualcomm SoCs. ok kettenis@ |
date | 2023-05-17T23:18:59Z | |||
---|---|---|---|---|
author | patrick | |||
files | src/sys/arch/arm64/conf/GENERIC | log | diff | annotate |
src/sys/arch/arm64/conf/RAMDISK | log | diff | annotate | |
message |
Add qcipcc(4), a driver for the inter-processor mailbox interface used to inform (and get informed) of changes to shared memory state. ok kettenis@ |
date | 2023-05-17T23:19:00Z | |||
---|---|---|---|---|
author | patrick | |||
files | src/sys/dev/fdt/files.fdt | log | diff | annotate |
src/sys/dev/fdt/qcipcc.c | log | diff | annotate | |
message |
Add qcipcc(4), a driver for the inter-processor mailbox interface used to inform (and get informed) of changes to shared memory state. ok kettenis@ |
date | 2023-05-17T23:25:45Z | |||
---|---|---|---|---|
author | patrick | |||
files | src/sys/dev/ofw/ofw_misc.c | log | diff | annotate |
src/sys/dev/ofw/ofw_misc.h | log | diff | annotate | |
message |
Add a framework for hardware locks. ok kettenis@ drahn@ |
date | 2023-05-17T23:30:58Z | |||
---|---|---|---|---|
author | patrick | |||
files | src/sys/arch/arm64/conf/GENERIC | log | diff | annotate |
src/sys/arch/arm64/conf/RAMDISK | log | diff | annotate | |
src/sys/dev/fdt/files.fdt | log | diff | annotate | |
src/sys/dev/fdt/qcmtx.c | log | diff | annotate | |
message |
Add qcmtx(4), a driver for the hardware spinlock on Qualcomm SoCs that is used to synchronize access to the shared memory table between the application cores we run on and the co-processors next to us. ok kettenis@ drahn@ |