| created | 2023-01-01T08:36:59Z |
|---|---|
| begin | 2022-12-29T00:00:00Z |
| end | 2022-12-30T00:00:00Z |
| path | src/sys |
| commits | 4 |
| date | 2022-12-29T01:36:36Z | |||
|---|---|---|---|---|
| author | guenther | |||
| files | src/sys/kern/kern_exit.c | log | diff | annotate |
| src/sys/kern/kern_sig.c | log | diff | annotate | |
| src/sys/sys/ktrace.h | log | diff | annotate | |
| message |
Add ktrace struct tracepoints for siginfo_t to the kernel side of waitid(2) and __thrsigdivert(2) and teach kdump(1) to handle them. Also report more from the siginfo_t inside PSIG tracepoints. ok mpi@ |
|||
| date | 2022-12-29T11:30:58Z | |||
|---|---|---|---|---|
| author | kettenis | |||
| files | src/sys/arch/riscv64/riscv64/bus_dma.c | log | diff | annotate |
| message |
Use an iorw fence since we're syncing cpu access and device access to memory. ok miod@ |
|||
| date | 2022-12-29T11:35:01Z | |||
|---|---|---|---|---|
| author | kettenis | |||
| files | src/sys/arch/riscv64/include/bus.h | log | diff | annotate |
| src/sys/arch/riscv64/riscv64/bus_dma.c | log | diff | annotate | |
| message |
Avoid doing cache flush/invalidate operations for DMA memory allocated with the BUS_DMA_COHERENT flag. ok miod@ |
|||
| date | 2022-12-29T22:44:23Z | |||
|---|---|---|---|---|
| author | cheloha | |||
| files | src/sys/arch/sparc64/sparc64/clock.c | log | diff | annotate |
| src/sys/arch/sparc64/sparc64/locore.s | log | diff | annotate | |
| message |
sparc64: pull retry logic out of tickcmpr_set(), sys_tickcmpr_set() Pull the retry logic out of tickcmpr_set() and sys_tickcmpr_set() into C functions tick_rearm() and sys_tick_rearm(), respectively. There is nothing wrong with the retry logic in these assembly functions, but it's better to keep equivalent code similar and this change realigns the %TICK and %SYS_TICK rearm code with that of the Hummingbird %STICK. Tested by miod@ on UltraSPARC I, UltraSPARC II, and UltraSPARC IIe. Link: https://marc.info/?l=openbsd-tech&m=167175014315419&w=2 ok kettenis@ |
|||