| created | 2022-01-30T19:39:05Z |
|---|---|
| begin | 2022-01-28T00:00:00Z |
| end | 2022-01-29T00:00:00Z |
| path | src/sys |
| commits | 4 |
| date | 2022-01-28T07:11:14Z | |||
|---|---|---|---|---|
| author | guenther | |||
| files | src/sys/dev/pci/if_bnxtreg.h | log | diff | annotate |
| src/sys/dev/pci/if_iwxreg.h | log | diff | annotate | |
| src/sys/dev/pci/igc_i225.c | log | diff | annotate | |
| src/sys/dev/usb/uaudio.c | log | diff | annotate | |
| message |
When it's the possessive of 'it', it's spelled "its", without the apostrophe. |
|||
| date | 2022-01-28T07:11:15Z | |||
|---|---|---|---|---|
| author | guenther | |||
| files | src/sys/kern/kern_exit.c | log | diff | annotate |
| src/sys/net/ifq.h | log | diff | annotate | |
| src/sys/net80211/ieee80211_input.c | log | diff | annotate | |
| message |
When it's the possessive of 'it', it's spelled "its", without the apostrophe. |
|||
| date | 2022-01-28T16:20:09Z | |||
|---|---|---|---|---|
| author | visa | |||
| files | src/sys/arch/mips64/include/cpu.h | log | diff | annotate |
| src/sys/arch/mips64/include/trap.h | log | diff | annotate | |
| src/sys/arch/mips64/mips64/lcore_access.S | log | diff | annotate | |
| message |
Remove unused guarded read and write routines. No objection from miod@ |
|||
| date | 2022-01-28T18:37:40Z | |||
|---|---|---|---|---|
| author | gkoehler | |||
| files | src/sys/arch/powerpc/ddb/db_interface.c | log | diff | annotate |
| src/sys/arch/powerpc/ddb/db_trace.c | log | diff | annotate | |
| src/sys/arch/powerpc/include/db_machdep.h | log | diff | annotate | |
| src/sys/arch/powerpc64/powerpc64/db_trace.c | log | diff | annotate | |
| message |
Give ddb more access to registers on macppc, powerpc64 Edit db_regs[] in db_trace.c on both powerpc and powerpc64, so ddb can access $r14, $r15, $r16, $dar, $dsisr. Only for powerpc: change db_trap_glue to copy all registers to and from ddb_regs (it was skipping some); change db_set_single_step and db_clear_single_step to flip the correct bit of srr1; delete FIXUP_PC_AFTER_BREAK, which was off by 1 instruction. "ddb{1}> s" on my PowerMac7,3 (dual G5 at 2700 MHz) began to panic like, "*cpu0: mutex 0xa7d0a0 not held in tc_update_timekeep". Add an arbitrary delay(100) after sending PPC_IPI_DDB; I want cpu0 to get the ipi before it can see db_active == 1 and skip acquiring a mutex. ok kettenis@ |
|||