created | 2021-07-25T04:22:32Z |
---|---|
begin | 2021-07-23T00:00:00Z |
end | 2021-07-24T00:00:00Z |
path | src/sys |
commits | 4 |
date | 2021-07-23T00:29:14Z | |||
---|---|---|---|---|
author | jmatthew | |||
files | src/sys/dev/pci/if_bnxt.c | log | diff | annotate |
src/sys/dev/pci/if_ix.c | log | diff | annotate | |
src/sys/dev/pci/if_ixl.c | log | diff | annotate | |
src/sys/dev/pci/if_mcx.c | log | diff | annotate | |
src/sys/dev/pci/if_vmx.c | log | diff | annotate | |
src/sys/dev/pci/pci.c | log | diff | annotate | |
src/sys/dev/pci/pcivar.h | log | diff | annotate | |
message |
pci_intr_msix_count() is the function that drivers using multiple MSI-X vectors use to decide whether to use MSI-X, so make it return 0 if MSI is not enabled for the device. fixes problems with ix(4) on older amd64 hardware and current riscv64 ok kettenis@ dlg@ |
date | 2021-07-23T15:31:14Z | |||
---|---|---|---|---|
author | jca | |||
files | src/sys/arch/riscv64/riscv64/copy.S | log | diff | annotate |
message |
Use 8/4/1 bytes loads/stores for copyin/copyout/kcopy Only use multiple bytes operations on properly aligned addresses, as I have observed a 40x penalty for unaligned 8 bytes operations compared to equivalent 1-byte loops on this Sifive Unmatched. The speed gain is small but significant. Input & ok kettenis@ |
date | 2021-07-23T16:23:37Z | |||
---|---|---|---|---|
author | deraadt | |||
files | src/sys/dev/usb/dwc2/dwc2.c | log | diff | annotate |
message | compile in non-DIAGNOSTIC mode; ok mglocker |
date | 2021-07-23T21:47:22Z | |||
---|---|---|---|---|
author | mglocker | |||
files | src/sys/dev/usb/dwc2/dwc2.c | log | diff | annotate |
message | Make GENERIC compile again. |