created | 2018-11-29T14:40:28Z |
---|---|
begin | 2018-05-03T00:00:00Z |
end | 2018-05-04T00:00:00Z |
path | src/sys |
commits | 6 |
date | 2018-05-03T09:45:57Z | |||
---|---|---|---|---|
author | kettenis | |||
files | src/sys/arch/arm64/arm64/cpu.c | log | diff | annotate |
src/sys/dev/fdt/psci.c | log | diff | annotate | |
src/sys/dev/fdt/pscivar.h | log | diff | annotate | |
message |
Add support for SMCCC 1.1 which provides proper support for the firmware-based workaround for branch target injection attacks (CVE 2017-5715). ok patrick@, jsg@ |
date | 2018-05-03T10:05:47Z | |||
---|---|---|---|---|
author | jsg | |||
files | src/sys/dev/rasops/rasops.c | log | diff | annotate |
message |
Use the default background attribute when erasing rows in doswitch and scrollback. Fixes use of an uninitialised attribute value in scrollback. Patch from miod@ ok kettenis@ |
date | 2018-05-03T10:09:51Z | |||
---|---|---|---|---|
author | jsg | |||
files | src/sys/dev/pci/drm/radeon/radeon_kms.c | log | diff | annotate |
message | use rasops scrollback with radeondrm as well |
date | 2018-05-03T10:56:14Z | |||
---|---|---|---|---|
author | patrick | |||
files | src/sys/dev/ofw/ofw_clock.c | log | diff | annotate |
src/sys/dev/ofw/ofw_clock.h | log | diff | annotate | |
message |
Add an API to configure clocks to specific pre-assigned values. These values are defined in the device tree and make sure that all clocks needed for controller and driver operation are configured as expected. This allows modifying a clock's rate and parent. For now expect that a parent clock is on the same controller as the muxed one. ok kettenis@ |
date | 2018-05-03T10:57:37Z | |||
---|---|---|---|---|
author | patrick | |||
files | src/sys/dev/fdt/xhci_fdt.c | log | diff | annotate |
message |
Add code to initialize the USB 3 PHY on i.MX8MQ. ok kettenis@ |
date | 2018-05-03T11:18:08Z | |||
---|---|---|---|---|
author | patrick | |||
files | src/sys/dev/fdt/imxesdhc.c | log | diff | annotate |
message |
Set the assigned clock settings in imxesdhc(4), which leads to a frequency bump to 400 MHz for the eMMC on i.MX8MQ. |