| created | 2018-11-29T13:12:11Z |
|---|---|
| begin | 2018-04-02T00:00:00Z |
| end | 2018-04-03T00:00:00Z |
| path | src/sys |
| commits | 29 |
| date | 2018-04-02T07:45:20Z | |||
|---|---|---|---|---|
| author | kettenis | |||
| files | src/sys/dev/ic/com.c | log | diff | annotate |
| src/sys/dev/ic/comvar.h | log | diff | annotate | |
| message |
Add support for register shift/io-width. This allows us to support UARTs that are mostly NS16550 compatible but use 32-bit instead of 8-bit registers such as the Synopsys Designware UARTs found on many armv7, arm64 and amd64 SoCs. tested by florian@, blum@ ok deraadt@ |
|||
| date | 2018-04-02T08:37:41Z | |||
|---|---|---|---|---|
| author | henning | |||
| files | src/sys/dev/pci/pcidevs | log | diff | annotate |
| message |
add a bunch of Intel Apollo Lake devices found on NUC6CAYH / Celeron J3455 input & ok jsg |
|||
| date | 2018-04-02T08:38:24Z | |||
|---|---|---|---|---|
| author | henning | |||
| files | src/sys/dev/pci/pcidevs.h | log | diff | annotate |
| src/sys/dev/pci/pcidevs_data.h | log | diff | annotate | |
| message | regen | |||
| date | 2018-04-02T08:39:24Z | |||
|---|---|---|---|---|
| author | henning | |||
| files | src/sys/dev/pci/ichiic.c | log | diff | annotate |
| message | attach on Intel Apollo Lake SMBus, ok jsg | |||
| date | 2018-04-02T08:40:46Z | |||
|---|---|---|---|---|
| author | henning | |||
| files | src/sys/dev/pci/azalia.c | log | diff | annotate |
| message | enable snooping on Intel Apollo Lake HD Audio, pt out & ok jsg | |||
| date | 2018-04-02T12:47:22Z | |||
|---|---|---|---|---|
| author | patrick | |||
| files | src/sys/arch/armv7/imx/Attic/imxiomuxc.c | log | diff | annotate |
| message |
Remove I2C iomux descriptions from the time before we set those up using the device tree. |
|||
| date | 2018-04-02T12:59:39Z | |||
|---|---|---|---|---|
| author | kettenis | |||
| files | src/sys/arch/arm64/dev/Attic/com_fdt.c | log | diff | annotate |
| src/sys/arch/armv7/dev/Attic/com_fdt.c | log | diff | annotate | |
| message |
Pay attention to the "reg-io-width" and "reg-shift" properties and avoid using the "a4x" bus tag for the non-console code in the fdt glue. ok patrick@ |
|||
| date | 2018-04-02T14:19:17Z | |||
|---|---|---|---|---|
| author | dhill | |||
| files | src/sys/netinet/tcp_subr.c | log | diff | annotate |
| message |
Use memcpy on freshly allocated memory and add the free size. OK millert@ |
|||
| date | 2018-04-02T14:23:04Z | |||
|---|---|---|---|---|
| author | dhill | |||
| files | src/sys/ufs/mfs/mfs_vnops.c | log | diff | annotate |
| message |
Add size to free() OK millert@ visa@ |
|||
| date | 2018-04-02T15:22:41Z | |||
|---|---|---|---|---|
| author | kettenis | |||
| files | src/sys/arch/arm64/dev/ampintc.c | log | diff | annotate |
| message |
Do not add 32 to the "base" SPI number. Apparently the offset of the first SPI is already included and adding 32 means we skip the first 32 available MSI vectors, which is quite disastous if we only have 32 vectors like on the Marvell Armada 8040. ok patrick@ |
|||
| date | 2018-04-02T15:25:27Z | |||
|---|---|---|---|---|
| author | kettenis | |||
| files | src/sys/dev/fdt/dwpcie.c | log | diff | annotate |
| message |
Add dwpcie(4), a (minimal) driver for the Synopsys Designware PCIe core in Root Complex mode. In its current state it probably only works on the Marvell Armada 7K and 8K SoCs, but the same core is used on many other cores as well. |
|||
| date | 2018-04-02T15:35:56Z | |||
|---|---|---|---|---|
| author | kettenis | |||
| files | src/sys/arch/arm64/conf/GENERIC | log | diff | annotate |
| src/sys/arch/arm64/conf/RAMDISK | log | diff | annotate | |
| message | Enable dwpcie(4). | |||
| date | 2018-04-02T16:03:50Z | |||
|---|---|---|---|---|
| author | patrick | |||
| files | src/sys/arch/armv7/imx/Attic/imxccm.c | log | diff | annotate |
| src/sys/arch/armv7/imx/Attic/imxccm_clocks.h | log | diff | annotate | |
| src/sys/arch/armv7/imx/Attic/imxccmvar.h | log | diff | annotate | |
| src/sys/arch/armv7/imx/imxehci.c | log | diff | annotate | |
| message |
Have imxehci(4) make use of the clock framework by implementing the phy clock in imxccm(4). ok kettenis@ |
|||
| date | 2018-04-02T16:18:45Z | |||
|---|---|---|---|---|
| author | patrick | |||
| files | src/sys/arch/armv7/imx/imxahci.c | log | diff | annotate |
| src/sys/arch/armv7/imx/Attic/imxccm.c | log | diff | annotate | |
| src/sys/arch/armv7/imx/Attic/imxccm_clocks.h | log | diff | annotate | |
| src/sys/arch/armv7/imx/Attic/imxccmvar.h | log | diff | annotate | |
| message |
Have imxahci(4) make use of the clock framework by implementing the sata and sata ref clock in imxccm(4). |
|||
| date | 2018-04-02T16:32:22Z | |||
|---|---|---|---|---|
| author | patrick | |||
| files | src/sys/arch/armv7/imx/imxehci.c | log | diff | annotate |
| message | No need to include imxccmvar.h anymore. | |||
| date | 2018-04-02T16:39:20Z | |||
|---|---|---|---|---|
| author | patrick | |||
| files | src/sys/arch/armv7/imx/Attic/if_fec.c | log | diff | annotate |
| src/sys/arch/armv7/imx/Attic/imxccm.c | log | diff | annotate | |
| src/sys/arch/armv7/imx/Attic/imxccm_clocks.h | log | diff | annotate | |
| src/sys/arch/armv7/imx/Attic/imxccmvar.h | log | diff | annotate | |
| message |
Have fec(4) make use of the clock framework by implementing the enet ref clock in imxccm(4). We can now also remove the global variable that stored the pointer to the imxccm(4) softc. |
|||
| date | 2018-04-02T16:45:56Z | |||
|---|---|---|---|---|
| author | kettenis | |||
| files | src/sys/dev/fdt/files.fdt | log | diff | annotate |
| message |
Add dwpcie(4), a (minimal) driver for the Synopsys Designware PCIe core in Root Complex mode. In its current state it probably only works on the Marvell Armada 7K and 8K SoCs, but the same core is used on many other cores as well. |
|||
| date | 2018-04-02T16:47:39Z | |||
|---|---|---|---|---|
| author | patrick | |||
| files | src/sys/arch/armv7/imx/files.imx | log | diff | annotate |
| src/sys/arch/armv7/imx/Attic/imxccm.c | log | diff | annotate | |
| src/sys/arch/armv7/imx/Attic/imxccm_clocks.h | log | diff | annotate | |
| src/sys/dev/fdt/files.fdt | log | diff | annotate | |
| src/sys/dev/fdt/imxccm.c | log | diff | annotate | |
| src/sys/dev/fdt/imxccm_clocks.h | log | diff | annotate | |
| message | Move imxccm(4) to sys/dev/fdt. | |||
| date | 2018-04-02T16:48:15Z | |||
|---|---|---|---|---|
| author | patrick | |||
| files | src/sys/arch/arm64/conf/GENERIC | log | diff | annotate |
| src/sys/arch/arm64/conf/RAMDISK | log | diff | annotate | |
| message | Enable imxccm(4). | |||
| date | 2018-04-02T16:51:58Z | |||
|---|---|---|---|---|
| author | patrick | |||
| files | src/sys/arch/armv7/imx/files.imx | log | diff | annotate |
| src/sys/arch/armv7/imx/Attic/if_fec.c | log | diff | annotate | |
| src/sys/dev/fdt/files.fdt | log | diff | annotate | |
| src/sys/dev/fdt/if_fec.c | log | diff | annotate | |
| message | Move fec(4) to sys/dev/fdt. | |||
| date | 2018-04-02T16:52:15Z | |||
|---|---|---|---|---|
| author | patrick | |||
| files | src/sys/arch/arm64/conf/GENERIC | log | diff | annotate |
| src/sys/arch/arm64/conf/RAMDISK | log | diff | annotate | |
| message | Enable fec(4). | |||
| date | 2018-04-02T17:42:15Z | |||
|---|---|---|---|---|
| author | patrick | |||
| files | src/sys/dev/ofw/ofw_misc.c | log | diff | annotate |
| src/sys/dev/ofw/ofw_misc.h | log | diff | annotate | |
| message |
Implement a regmap lookup by compatible since unfortunately not all regmaps are referenced by nodes or phandles. ok kettenis@ |
|||
| date | 2018-04-02T17:43:08Z | |||
|---|---|---|---|---|
| author | patrick | |||
| files | src/sys/arch/armv7/imx/imxahci.c | log | diff | annotate |
| src/sys/arch/armv7/imx/Attic/imxiomuxc.c | log | diff | annotate | |
| src/sys/arch/armv7/imx/Attic/imxiomuxcvar.h | log | diff | annotate | |
| message |
Move the code that sets the correct SATA phy settings into imxahc(4) by making use of the iomuxc regmap. While there I realized that the naming definitions for the first two bits of the register are wrong. Thus, update the mask to include all lower bits and rename bit 1 to denote "MPLL enable". This should be flipped last to turn it on. ok kettenis@ |
|||
| date | 2018-04-02T17:45:38Z | |||
|---|---|---|---|---|
| author | patrick | |||
| files | src/sys/arch/armv7/imx/files.imx | log | diff | annotate |
| src/sys/arch/armv7/imx/Attic/imxiomuxc.c | log | diff | annotate | |
| src/sys/dev/fdt/files.fdt | log | diff | annotate | |
| src/sys/dev/fdt/imxiomuxc.c | log | diff | annotate | |
| message | Move imxiomuxc(4) to sys/dev/fdt. | |||
| date | 2018-04-02T17:46:03Z | |||
|---|---|---|---|---|
| author | patrick | |||
| files | src/sys/arch/arm64/conf/GENERIC | log | diff | annotate |
| src/sys/arch/arm64/conf/RAMDISK | log | diff | annotate | |
| message | Enable imxiomuxc(4). | |||
| date | 2018-04-02T17:49:58Z | |||
|---|---|---|---|---|
| author | patrick | |||
| files | src/sys/dev/fdt/imxiomuxc.c | log | diff | annotate |
| message | Attach imxiomuxc(4) to i.MX8M as well. | |||
| date | 2018-04-02T17:52:36Z | |||
|---|---|---|---|---|
| author | patrick | |||
| files | src/sys/dev/fdt/if_fec.c | log | diff | annotate |
| message | Attach fec(4) to i.MX8M as well. | |||
| date | 2018-04-02T21:40:59Z | |||
|---|---|---|---|---|
| author | kettenis | |||
| files | src/sys/dev/fdt/files.fdt | log | diff | annotate |
| src/sys/dev/fdt/mvrng.c | log | diff | annotate | |
| message |
Add mvrng(4), a driver for the random number generator on the Marvell Armada 7K & 8K SoCs. |
|||
| date | 2018-04-02T21:41:33Z | |||
|---|---|---|---|---|
| author | kettenis | |||
| files | src/sys/arch/arm64/conf/GENERIC | log | diff | annotate |
| src/sys/arch/arm64/conf/RAMDISK | log | diff | annotate | |
| message | Enable mvrng(4). | |||