--- 7.3/2023-07-01T06:17:07Z/2023-06-13T00:00:00Z/nm-bsd-ot14.txt	Sun Jul  2 18:45:50 2023
+++ 7.3/2023-07-01T06:17:07Z/2023-06-14T00:00:00Z/nm-bsd-ot14.txt	Mon Jul  3 09:50:12 2023
@@ -2,11 +2,11 @@
 00011006 A mp_pdirpa
 0001419d A acpi_pdirpa
 01000000 A __kernel_phys_base
-02554000 T __kernel_kutext_phys
-02558000 C __kernel_cptext_phys
-02559000 C __kernel_rodata_phys
-02e10000 R __kernel_kutext_page_phys
-02e12000 C __kernel_randomdata_phys
+02555000 T __kernel_kutext_phys
+02559000 C __kernel_cptext_phys
+0255a000 C __kernel_rodata_phys
+02e11000 R __kernel_kutext_page_phys
+02e13000 C __kernel_randomdata_phys
 030d4000 R __kernel_data_phys
 03408000 D __kernel_kudata_phys
 03409000 C __kernel_bss_phys
@@ -20063,25 +20063,25 @@ ffffffff819dc000 T icl_dsi_frame_update
 ffffffff819dc0b0 T icl_dsi_init
 ffffffff819dc790 t gen11_dsi_pre_pll_enable
 ffffffff819dcb60 t gen11_dsi_pre_enable
-ffffffff819df210 t gen11_dsi_enable
-ffffffff819df510 t gen11_dsi_disable
-ffffffff819e01b0 t gen11_dsi_post_disable
-ffffffff819e01f0 t gen11_dsi_get_config
-ffffffff819e0420 t gen11_dsi_sync_state
-ffffffff819e04d0 t gen11_dsi_compute_config
-ffffffff819e0850 t gen11_dsi_get_hw_state
-ffffffff819e09f0 t gen11_dsi_initial_fastset_check
-ffffffff819e0a60 t gen11_dsi_get_power_domains
-ffffffff819e0b30 t gen11_dsi_gate_clocks
-ffffffff819e0bf0 t gen11_dsi_is_clock_enabled
-ffffffff819e0cc0 t gen11_dsi_encoder_destroy
-ffffffff819e0cd0 t wait_for_cmds_dispatched_to_panel
-ffffffff819e1140 t wait_for_header_credits
-ffffffff819e12d0 t wait_for_payload_credits
-ffffffff819e1460 t gen11_dsi_mode_valid
-ffffffff819e1470 t gen11_dsi_host_attach
-ffffffff819e14a0 t gen11_dsi_host_detach
-ffffffff819e14d0 t gen11_dsi_host_transfer
+ffffffff819df230 t gen11_dsi_enable
+ffffffff819df530 t gen11_dsi_disable
+ffffffff819e01d0 t gen11_dsi_post_disable
+ffffffff819e0210 t gen11_dsi_get_config
+ffffffff819e0440 t gen11_dsi_sync_state
+ffffffff819e04f0 t gen11_dsi_compute_config
+ffffffff819e0870 t gen11_dsi_get_hw_state
+ffffffff819e0a10 t gen11_dsi_initial_fastset_check
+ffffffff819e0a80 t gen11_dsi_get_power_domains
+ffffffff819e0b50 t gen11_dsi_gate_clocks
+ffffffff819e0c10 t gen11_dsi_is_clock_enabled
+ffffffff819e0ce0 t gen11_dsi_encoder_destroy
+ffffffff819e0cf0 t wait_for_cmds_dispatched_to_panel
+ffffffff819e1160 t wait_for_header_credits
+ffffffff819e12f0 t wait_for_payload_credits
+ffffffff819e1480 t gen11_dsi_mode_valid
+ffffffff819e1490 t gen11_dsi_host_attach
+ffffffff819e14c0 t gen11_dsi_host_detach
+ffffffff819e14f0 t gen11_dsi_host_transfer
 ffffffff819e2000 T intel_digital_connector_atomic_get_property
 ffffffff819e2090 T intel_digital_connector_atomic_set_property
 ffffffff819e2110 T intel_digital_connector_atomic_check
@@ -20842,19 +20842,19 @@ ffffffff81a41a10 t intel_dp_set_common_rates
 ffffffff81a41bb0 T intel_dp_mst_suspend
 ffffffff81a41c50 T intel_dp_mst_resume
 ffffffff81a41d00 t intel_dp_compute_link_config
-ffffffff81a42a20 t intel_dp_dsc_get_slice_count
-ffffffff81a42b90 t intel_dp_set_sink_rates
-ffffffff81a42dc0 t intel_dp_check_device_service_irq
-ffffffff81a43390 t intel_dp_force
-ffffffff81a434d0 t intel_dp_connector_register
-ffffffff81a435b0 t intel_dp_connector_unregister
-ffffffff81a43610 t intel_dp_oob_hotplug_event
-ffffffff81a43690 t intel_dp_set_edid
-ffffffff81a43ac0 t intel_dp_get_modes
-ffffffff81a43bc0 t intel_dp_detect
-ffffffff81a444b0 t intel_dp_mode_valid
-ffffffff81a44c40 t intel_dp_connector_atomic_check
-ffffffff81a44f80 t intel_dp_get_dsc_sink_cap
+ffffffff81a42a30 t intel_dp_dsc_get_slice_count
+ffffffff81a42ba0 t intel_dp_set_sink_rates
+ffffffff81a42dd0 t intel_dp_check_device_service_irq
+ffffffff81a433a0 t intel_dp_force
+ffffffff81a434e0 t intel_dp_connector_register
+ffffffff81a435c0 t intel_dp_connector_unregister
+ffffffff81a43620 t intel_dp_oob_hotplug_event
+ffffffff81a436a0 t intel_dp_set_edid
+ffffffff81a43ad0 t intel_dp_get_modes
+ffffffff81a43bd0 t intel_dp_detect
+ffffffff81a444c0 t intel_dp_mode_valid
+ffffffff81a44c60 t intel_dp_connector_atomic_check
+ffffffff81a44fa0 t intel_dp_get_dsc_sink_cap
 ffffffff81a46000 T intel_dp_aux_fini
 ffffffff81a46020 T intel_dp_aux_init
 ffffffff81a46200 t xelpdp_aux_ctl_reg
@@ -21135,11 +21135,10 @@ ffffffff81a66200 t dcs_set_backlight
 ffffffff81a662f0 t dcs_disable_backlight
 ffffffff81a66670 t dcs_enable_backlight
 ffffffff81a67000 T intel_dsi_vbt_exec_sequence
-ffffffff81a67020 T intel_dsi_msleep
-ffffffff81a67090 T intel_dsi_log_params
-ffffffff81a67410 T intel_dsi_vbt_init
-ffffffff81a678a0 T intel_dsi_vbt_gpio_init
-ffffffff81a678c0 T intel_dsi_vbt_gpio_cleanup
+ffffffff81a67020 T intel_dsi_log_params
+ffffffff81a673a0 T intel_dsi_vbt_init
+ffffffff81a67830 T intel_dsi_vbt_gpio_init
+ffffffff81a67850 T intel_dsi_vbt_gpio_cleanup
 ffffffff81a68000 T intel_dvo_init
 ffffffff81a684f0 t intel_disable_dvo
 ffffffff81a685a0 t intel_enable_dvo
@@ -21747,11 +21746,11 @@ ffffffff81ac5670 T intel_vrr_disable
 ffffffff81ac5740 T intel_vrr_get_config
 ffffffff81ac6000 T skl_update_scaler_crtc
 ffffffff81ac60c0 t skl_update_scaler
-ffffffff81ac6370 T skl_update_scaler_plane
-ffffffff81ac6760 T skl_pfit_enable
-ffffffff81ac6c40 T skl_program_plane_scaler
-ffffffff81ac7300 T skl_detach_scalers
-ffffffff81ac7440 T skl_scaler_disable
+ffffffff81ac63e0 T skl_update_scaler_plane
+ffffffff81ac67d0 T skl_pfit_enable
+ffffffff81ac6cb0 T skl_program_plane_scaler
+ffffffff81ac7370 T skl_detach_scalers
+ffffffff81ac74b0 T skl_scaler_disable
 ffffffff81ac8000 T skl_format_to_fourcc
 ffffffff81ac8180 T icl_is_nv12_y_plane
 ffffffff81ac81f0 T icl_is_hdr_plane
@@ -21769,21 +21768,21 @@ ffffffff81ac8f40 t skl_plane_max_width
 ffffffff81ac9010 t skl_plane_min_cdclk
 ffffffff81ac9080 t skl_plane_max_stride
 ffffffff81ac9120 t icl_plane_update_noarm
-ffffffff81ac9af0 t icl_plane_update_arm
-ffffffff81ac9c60 t icl_plane_disable_arm
-ffffffff81ac9d70 t skl_plane_update_noarm
-ffffffff81ac9f10 t skl_plane_update_arm
-ffffffff81aca310 t skl_plane_disable_arm
-ffffffff81aca3c0 t skl_plane_get_hw_state
-ffffffff81aca480 t skl_plane_check
-ffffffff81acb8b0 t skl_plane_async_flip
-ffffffff81acb9e0 t skl_plane_enable_flip_done
-ffffffff81acba40 t skl_plane_disable_flip_done
-ffffffff81acbaa0 T skl_get_initial_plane_config
-ffffffff81acc140 t skl_surf_address
-ffffffff81acc260 t skl_check_main_ccs_coordinates
-ffffffff81acc400 t gen12_plane_format_mod_supported
-ffffffff81acc650 t skl_plane_format_mod_supported
+ffffffff81ac9ae0 t icl_plane_update_arm
+ffffffff81ac9c50 t icl_plane_disable_arm
+ffffffff81ac9d60 t skl_plane_update_noarm
+ffffffff81ac9f00 t skl_plane_update_arm
+ffffffff81aca300 t skl_plane_disable_arm
+ffffffff81aca3b0 t skl_plane_get_hw_state
+ffffffff81aca470 t skl_plane_check
+ffffffff81acb8a0 t skl_plane_async_flip
+ffffffff81acb9d0 t skl_plane_enable_flip_done
+ffffffff81acba30 t skl_plane_disable_flip_done
+ffffffff81acba90 T skl_get_initial_plane_config
+ffffffff81acc130 t skl_surf_address
+ffffffff81acc250 t skl_check_main_ccs_coordinates
+ffffffff81acc3f0 t gen12_plane_format_mod_supported
+ffffffff81acc640 t skl_plane_format_mod_supported
 ffffffff81acd000 T intel_enabled_dbuf_slices_mask
 ffffffff81acd130 T intel_sagv_pre_plane_update
 ffffffff81acd2a0 T intel_sagv_post_plane_update
@@ -21820,18 +21819,18 @@ ffffffff81ad5060 T vlv_dsi_wait_for_fifo_empty
 ffffffff81ad5120 T vlv_dsi_init
 ffffffff81ad5980 t intel_dsi_compute_config
 ffffffff81ad5ad0 t intel_dsi_pre_enable
-ffffffff81ad7750 t bxt_dsi_enable
-ffffffff81ad77b0 t intel_dsi_disable
-ffffffff81ad7a60 t intel_dsi_post_disable
-ffffffff81ad8740 t intel_dsi_get_hw_state
-ffffffff81ad89f0 t intel_dsi_get_config
-ffffffff81ad91b0 t intel_dsi_shutdown
-ffffffff81ad92a0 t intel_dsi_encoder_destroy
-ffffffff81ad92d0 t intel_dsi_prepare
-ffffffff81ad9f20 t dpi_send_cmd
-ffffffff81ada0b0 t intel_dsi_host_attach
-ffffffff81ada0e0 t intel_dsi_host_detach
-ffffffff81ada110 t intel_dsi_host_transfer
+ffffffff81ad7760 t bxt_dsi_enable
+ffffffff81ad77c0 t intel_dsi_disable
+ffffffff81ad7a70 t intel_dsi_post_disable
+ffffffff81ad8770 t intel_dsi_get_hw_state
+ffffffff81ad8a20 t intel_dsi_get_config
+ffffffff81ad91e0 t intel_dsi_shutdown
+ffffffff81ad92d0 t intel_dsi_encoder_destroy
+ffffffff81ad9300 t intel_dsi_prepare
+ffffffff81ad9f50 t dpi_send_cmd
+ffffffff81ada0e0 t intel_dsi_host_attach
+ffffffff81ada110 t intel_dsi_host_detach
+ffffffff81ada140 t intel_dsi_host_transfer
 ffffffff81adb000 T vlv_dsi_pll_compute
 ffffffff81adb390 t vlv_dsi_pclk
 ffffffff81adb540 T vlv_dsi_pll_enable
@@ -26285,3105 +26284,3098 @@ ffffffff81d85490 T amdgpu_mes_ctx_free_meta_data
 ffffffff81d854d0 T amdgpu_mes_ctx_map_meta_data
 ffffffff81d856d0 T amdgpu_mes_ctx_unmap_meta_data
 ffffffff81d858e0 T amdgpu_mes_self_test
-ffffffff81d86000 T amdgpu_nbio_ras_late_init
-ffffffff81d87000 T amdgpu_bo_is_amdgpu_bo
-ffffffff81d87070 t amdgpu_bo_destroy
-ffffffff81d87100 t amdgpu_bo_user_destroy
-ffffffff81d871a0 t amdgpu_bo_vm_destroy
-ffffffff81d87290 T amdgpu_bo_placement_from_domain
-ffffffff81d87460 T amdgpu_bo_create_reserved
-ffffffff81d87830 T amdgpu_bo_unref
-ffffffff81d87880 T amdgpu_bo_create
-ffffffff81d87d30 t amdgpu_bo_reserve
-ffffffff81d87f40 T amdgpu_bo_pin
-ffffffff81d87f60 T amdgpu_bo_gpu_offset
-ffffffff81d88140 T amdgpu_bo_kmap
-ffffffff81d881f0 T amdgpu_bo_unpin
-ffffffff81d882a0 t amdgpu_bo_unreserve
-ffffffff81d88380 T amdgpu_bo_create_kernel
-ffffffff81d883f0 T amdgpu_bo_create_kernel_at
-ffffffff81d88610 T amdgpu_bo_kunmap
-ffffffff81d88650 T amdgpu_bo_free_kernel
-ffffffff81d88780 T amdgpu_bo_support_uswc
-ffffffff81d887b0 T amdgpu_bo_create_user
-ffffffff81d88810 T amdgpu_bo_create_vm
-ffffffff81d888b0 T amdgpu_bo_add_to_shadow_list
-ffffffff81d88930 T amdgpu_bo_restore_shadow
-ffffffff81d889c0 T amdgpu_bo_kptr
-ffffffff81d889f0 T amdgpu_bo_ref
-ffffffff81d88a30 T amdgpu_bo_pin_restricted
-ffffffff81d88dd0 T amdgpu_bo_get_preferred_domain
-ffffffff81d88e30 T amdgpu_bo_init
-ffffffff81d88f00 T amdgpu_bo_fini
-ffffffff81d88f80 T amdgpu_bo_set_tiling_flags
-ffffffff81d89010 T amdgpu_bo_get_tiling_flags
-ffffffff81d89080 T amdgpu_bo_set_metadata
-ffffffff81d891c0 T amdgpu_bo_get_metadata
-ffffffff81d89290 T amdgpu_bo_move_notify
-ffffffff81d89350 T amdgpu_bo_get_memory
-ffffffff81d893a0 T amdgpu_bo_release_notify
-ffffffff81d896a0 T amdgpu_bo_fence
-ffffffff81d89710 T amdgpu_bo_fault_reserve_notify
-ffffffff81d898e0 T amdgpu_bo_sync_wait_resv
-ffffffff81d89980 T amdgpu_bo_sync_wait
-ffffffff81d89a30 T amdgpu_bo_gpu_offset_no_check
-ffffffff81d8a000 T amdgpu_pll_compute
-ffffffff81d8a580 T amdgpu_pll_get_use_mask
-ffffffff81d8a5f0 T amdgpu_pll_get_shared_dp_ppll
-ffffffff81d8a6a0 T amdgpu_pll_get_shared_nondp_ppll
-ffffffff81d8b000 T amdgpu_preempt_mgr_init
-ffffffff81d8b150 T amdgpu_preempt_mgr_fini
-ffffffff81d8b2b0 t amdgpu_preempt_mgr_new
-ffffffff81d8b340 t amdgpu_preempt_mgr_del
-ffffffff81d8c000 T psp_ta_free_shared_buf
-ffffffff81d8c050 T psp_wait_for
-ffffffff81d8c120 T psp_get_fw_attestation_records_addr
-ffffffff81d8c1e0 t psp_cmd_submit_buf
-ffffffff81d8c4b0 T psp_ta_unload
-ffffffff81d8c550 T psp_reg_program
-ffffffff81d8c620 T psp_ta_init_shared_buf
-ffffffff81d8c680 T psp_ta_invoke_indirect
-ffffffff81d8c760 T psp_ta_invoke
-ffffffff81d8c810 T psp_ta_load
-ffffffff81d8c940 T psp_copy_fw
-ffffffff81d8c9d0 T psp_xgmi_invoke
-ffffffff81d8ca90 T psp_xgmi_terminate
-ffffffff81d8cb60 T psp_xgmi_initialize
-ffffffff81d8ccf0 T psp_xgmi_get_hive_id
-ffffffff81d8cde0 T psp_xgmi_get_node_id
-ffffffff81d8ced0 T psp_xgmi_get_topology_info
-ffffffff81d8d260 T psp_xgmi_set_topology_info
-ffffffff81d8d3a0 T psp_ras_invoke
-ffffffff81d8d640 T psp_ras_enable_features
-ffffffff81d8d6f0 T psp_ras_terminate
-ffffffff81d8d7b0 T psp_ras_trigger_error
-ffffffff81d8d890 T psp_hdcp_invoke
-ffffffff81d8d960 T psp_dtm_invoke
-ffffffff81d8da30 T psp_rap_invoke
-ffffffff81d8dbc0 T psp_securedisplay_invoke
-ffffffff81d8dcb0 T psp_load_fw_list
-ffffffff81d8dd40 t psp_print_fw_hdr
-ffffffff81d8de10 t psp_execute_non_psp_fw_load
-ffffffff81d8df00 T psp_gpu_reset
-ffffffff81d8df90 T psp_rlc_autoload_start
-ffffffff81d8e020 T psp_update_vcn_sram
-ffffffff81d8e0b0 T psp_ring_cmd_submit
-ffffffff81d8e240 T psp_init_asd_microcode
-ffffffff81d8e410 T psp_init_toc_microcode
-ffffffff81d8e5e0 T psp_init_sos_microcode
-ffffffff81d8ecc0 T psp_init_ta_microcode
-ffffffff81d8f0c0 T psp_init_cap_microcode
-ffffffff81d8f2f0 T is_psp_fw_valid
-ffffffff81d8f320 T amdgpu_psp_sysfs_init
-ffffffff81d8f3a0 t psp_early_init
-ffffffff81d8f5a0 t psp_sw_init
-ffffffff81d8fa10 t psp_sw_fini
-ffffffff81d8fc30 t psp_hw_init
-ffffffff81d90280 t psp_hw_fini
-ffffffff81d907d0 t psp_suspend
-ffffffff81d90cb0 t psp_resume
-ffffffff81d911e0 t psp_set_clockgating_state
-ffffffff81d91210 t psp_set_powergating_state
-ffffffff81d91240 T amdgpu_psp_sysfs_fini
-ffffffff81d91270 t psp_get_runtime_db_entry
-ffffffff81d91460 t psp_hw_start
-ffffffff81d91960 t psp_load_non_psp_fw
-ffffffff81d91c80 t psp_ras_initialize
-ffffffff81d92050 t psp_rap_initialize
-ffffffff81d92250 t psp_load_smu_fw
-ffffffff81d93000 T amdgpu_ta_if_debugfs_init
-ffffffff81d94000 T amdgpu_rap_debugfs_init
-ffffffff81d95000 T get_ras_block_str
-ffffffff81d95060 T amdgpu_ras_set_error_query_ready
-ffffffff81d950a0 T amdgpu_ras_get_context
-ffffffff81d950e0 T amdgpu_ras_find_obj
-ffffffff81d952e0 T amdgpu_ras_feature_enable
-ffffffff81d955e0 T amdgpu_ras_is_poison_mode_supported
-ffffffff81d95630 t __amdgpu_ras_feature_enable
-ffffffff81d95840 T amdgpu_ras_feature_enable_on_boot
-ffffffff81d95930 T amdgpu_ras_query_error_status
-ffffffff81d95be0 T amdgpu_ras_reset_error_status
-ffffffff81d95d60 T amdgpu_ras_is_supported
-ffffffff81d95db0 T amdgpu_ras_error_inject
-ffffffff81d96070 T amdgpu_ras_query_error_count
-ffffffff81d96230 T amdgpu_ras_sysfs_create
-ffffffff81d962a0 T amdgpu_ras_sysfs_remove
-ffffffff81d96360 T amdgpu_ras_interrupt_fatal_error_handler
-ffffffff81d963f0 T amdgpu_ras_interrupt_dispatch
-ffffffff81d964c0 T amdgpu_ras_interrupt_remove_handler
-ffffffff81d96640 T amdgpu_ras_interrupt_add_handler
-ffffffff81d96970 t amdgpu_ras_interrupt_process_handler
-ffffffff81d96c70 T amdgpu_ras_add_bad_pages
-ffffffff81d96ef0 T amdgpu_ras_save_bad_pages
-ffffffff81d96ff0 T amdgpu_ras_recovery_init
-ffffffff81d97320 t amdgpu_ras_do_recovery
-ffffffff81d97730 T amdgpu_ras_init
-ffffffff81d97a90 t amdgpu_ras_counte_dw
-ffffffff81d97b00 T amdgpu_ras_set_context
-ffffffff81d97b40 t amdgpu_ras_check_supported
-ffffffff81d97c80 T amdgpu_ras_register_ras_block
-ffffffff81d97d90 T amdgpu_persistent_edc_harvesting_supported
-ffffffff81d97dc0 T amdgpu_ras_block_late_init
-ffffffff81d98060 T amdgpu_ras_block_late_fini
-ffffffff81d98150 T amdgpu_ras_resume
-ffffffff81d98420 T amdgpu_release_ras_context
-ffffffff81d98490 T amdgpu_ras_suspend
-ffffffff81d98560 T amdgpu_ras_late_init
-ffffffff81d98690 T amdgpu_ras_pre_fini
-ffffffff81d987a0 T amdgpu_ras_fini
-ffffffff81d98980 T amdgpu_ras_global_ras_isr
-ffffffff81d98a10 T amdgpu_ras_reset_gpu
-ffffffff81d98a80 T amdgpu_ras_need_emergency_restart
-ffffffff81d98af0 t __delayed_work_tick
-ffffffff81d99000 T amdgpu_ras_eeprom_reset_table
-ffffffff81d990c0 t __write_table_header
-ffffffff81d991a0 T amdgpu_ras_debugfs_set_ret_size
-ffffffff81d991d0 T amdgpu_ras_eeprom_check_err_threshold
-ffffffff81d992b0 T amdgpu_ras_eeprom_append
-ffffffff81d99830 T amdgpu_ras_eeprom_read
-ffffffff81d99a80 t __amdgpu_ras_eeprom_read
-ffffffff81d99b80 T amdgpu_ras_eeprom_max_record_count
-ffffffff81d99bb0 T amdgpu_ras_eeprom_init
-ffffffff81d9a040 t __verify_ras_table_checksum
-ffffffff81d9a1a0 t __amdgpu_ras_eeprom_write
-ffffffff81d9b000 T amdgpu_reset_add_handler
-ffffffff81d9b050 T amdgpu_reset_init
-ffffffff81d9b0a0 T amdgpu_reset_fini
-ffffffff81d9b0f0 T amdgpu_reset_prepare_hwcontext
-ffffffff81d9b170 T amdgpu_reset_perform_reset
-ffffffff81d9b230 T amdgpu_reset_destroy_reset_domain
-ffffffff81d9b270 T amdgpu_reset_create_reset_domain
-ffffffff81d9b380 T amdgpu_device_lock_reset_domain
-ffffffff81d9b3a0 T amdgpu_device_unlock_reset_domain
-ffffffff81d9c000 T amdgpu_ring_alloc
-ffffffff81d9c0e0 T amdgpu_ring_insert_nop
-ffffffff81d9c190 T amdgpu_ring_generic_pad_ib
-ffffffff81d9c1f0 T amdgpu_ring_commit
-ffffffff81d9c280 T amdgpu_ring_undo
-ffffffff81d9c2d0 T amdgpu_ring_init
-ffffffff81d9c9d0 T amdgpu_ring_fini
-ffffffff81d9cae0 T amdgpu_ring_emit_reg_write_reg_wait_helper
-ffffffff81d9cb40 T amdgpu_ring_soft_recovery
-ffffffff81d9cca0 T amdgpu_debugfs_ring_init
-ffffffff81d9ccd0 T amdgpu_ring_test_helper
-ffffffff81d9cd80 T amdgpu_ring_init_mqd
-ffffffff81d9d000 T amdgpu_gfx_rlc_enter_safe_mode
-ffffffff81d9d080 T amdgpu_gfx_rlc_exit_safe_mode
-ffffffff81d9d100 T amdgpu_gfx_rlc_init_sr
-ffffffff81d9d270 T amdgpu_gfx_rlc_fini
-ffffffff81d9d2f0 t amdgpu_bo_unreserve
-ffffffff81d9d3d0 T amdgpu_gfx_rlc_init_csb
-ffffffff81d9d500 T amdgpu_gfx_rlc_init_cpt
-ffffffff81d9d7e0 T amdgpu_gfx_rlc_setup_cp_table
-ffffffff81d9d9f0 T amdgpu_gfx_rlc_init_microcode
-ffffffff81d9f000 T amdgpu_sa_bo_manager_init
-ffffffff81d9f180 T amdgpu_sa_bo_manager_fini
-ffffffff81d9f3c0 T amdgpu_sa_bo_new
-ffffffff81d9fb90 T amdgpu_sa_bo_free
-ffffffff81da0000 T amdgpu_sched_ioctl
-ffffffff81da1000 T amdgpu_sdma_get_instance_from_ring
-ffffffff81da1090 T amdgpu_sdma_get_index_from_ring
-ffffffff81da1110 T amdgpu_sdma_get_csa_mc_addr
-ffffffff81da1210 T amdgpu_sdma_ras_late_init
-ffffffff81da12e0 T amdgpu_sdma_process_ras_data_cb
-ffffffff81da1330 T amdgpu_sdma_process_ecc_irq
-ffffffff81da13e0 T amdgpu_sdma_destroy_inst_ctx
-ffffffff81da1490 T amdgpu_sdma_init_microcode
-ffffffff81da1870 T amdgpu_sdma_unset_buffer_funcs_helper
-ffffffff81da2000 T psp_securedisplay_parse_resp_status
-ffffffff81da21e0 T psp_prep_securedisplay_cmd_buf
-ffffffff81da2250 T amdgpu_securedisplay_debugfs_init
-ffffffff81da3000 T amdgpu_sync_create
-ffffffff81da30b0 T amdgpu_sync_fence
-ffffffff81da31e0 T amdgpu_sync_resv
-ffffffff81da33c0 T amdgpu_sync_peek_fence
-ffffffff81da34f0 T amdgpu_sync_get_fence
-ffffffff81da35d0 T amdgpu_sync_clone
-ffffffff81da36d0 T amdgpu_sync_wait
-ffffffff81da37a0 T amdgpu_sync_free
-ffffffff81da38a0 T amdgpu_sync_init
-ffffffff81da3900 T amdgpu_sync_fini
-ffffffff81da4000 T amdgpu_ttm_copy_mem_to_mem
-ffffffff81da4460 t amdgpu_res_first
-ffffffff81da4650 t amdgpu_ttm_map_buffer
-ffffffff81da4a50 T amdgpu_copy_buffer
-ffffffff81da4c90 T amdgpu_ttm_domain_start
-ffffffff81da4ce0 T amdgpu_ttm_tt_set_user_pages
-ffffffff81da4d40 T amdgpu_ttm_alloc_gart
-ffffffff81da4fd0 T amdgpu_ttm_tt_pte_flags
-ffffffff81da5070 T amdgpu_ttm_recover_gart
-ffffffff81da51c0 T amdgpu_ttm_tt_get_userptr
-ffffffff81da5210 T amdgpu_ttm_tt_set_userptr
-ffffffff81da5300 t amdgpu_ttm_tt_create
-ffffffff81da53a0 T amdgpu_ttm_tt_get_usermm
-ffffffff81da5400 T amdgpu_ttm_tt_affect_userptr
-ffffffff81da5460 T amdgpu_ttm_tt_is_userptr
-ffffffff81da54a0 T amdgpu_ttm_tt_is_readonly
-ffffffff81da54e0 T amdgpu_ttm_tt_pde_flags
-ffffffff81da5550 T amdgpu_ttm_init
-ffffffff81da5b30 T amdgpu_ttm_set_buffer_funcs_status
-ffffffff81da5c30 T amdgpu_ttm_fini
-ffffffff81da5dc0 t amdgpu_ttm_prepare_job
-ffffffff81da5eb0 T amdgpu_fill_buffer
-ffffffff81da6300 T amdgpu_ttm_evict_resources
-ffffffff81da6370 T amdgpu_ttm_debugfs_init
-ffffffff81da63a0 t amdgpu_ttm_tt_populate
-ffffffff81da6430 t amdgpu_ttm_tt_unpopulate
-ffffffff81da65b0 t amdgpu_ttm_backend_destroy
-ffffffff81da65e0 t amdgpu_ttm_bo_eviction_valuable
-ffffffff81da66f0 t amdgpu_evict_flags
-ffffffff81da69a0 t amdgpu_bo_move
-ffffffff81da7180 t amdgpu_bo_delete_mem_notify
-ffffffff81da71a0 t amdgpu_ttm_io_mem_reserve
-ffffffff81da7230 t amdgpu_ttm_io_mem_pfn
-ffffffff81da72a0 t amdgpu_ttm_access_memory
-ffffffff81da8000 T amdgpu_ucode_print_mc_hdr
-ffffffff81da80b0 t amdgpu_ucode_print_common_hdr
-ffffffff81da81e0 T amdgpu_ucode_print_smc_hdr
-ffffffff81da8310 T amdgpu_ucode_print_gfx_hdr
-ffffffff81da83f0 T amdgpu_ucode_print_imu_hdr
-ffffffff81da8480 T amdgpu_ucode_print_rlc_hdr
-ffffffff81da8c00 T amdgpu_ucode_print_sdma_hdr
-ffffffff81da8de0 T amdgpu_ucode_print_psp_hdr
-ffffffff81da9350 T amdgpu_ucode_print_gpu_info_hdr
-ffffffff81da9400 T amdgpu_ucode_validate
-ffffffff81da9440 T amdgpu_ucode_hdr_version
-ffffffff81da9480 T amdgpu_ucode_get_load_type
-ffffffff81da94f0 T amdgpu_ucode_name
-ffffffff81da9530 T amdgpu_ucode_sysfs_init
-ffffffff81da9560 T amdgpu_ucode_sysfs_fini
-ffffffff81da9590 T amdgpu_ucode_create_bo
-ffffffff81da9680 T amdgpu_ucode_free_bo
-ffffffff81da96b0 T amdgpu_ucode_init_bo
-ffffffff81da9c50 T amdgpu_ucode_ip_version_decode
-ffffffff81daa000 T amdgpu_umc_poison_handler
-ffffffff81daa0c0 t amdgpu_umc_do_page_retirement
-ffffffff81daa310 T amdgpu_umc_process_ras_data_cb
-ffffffff81daa350 T amdgpu_umc_ras_late_init
-ffffffff81daa400 T amdgpu_umc_process_ecc_irq
-ffffffff81daa4b0 T amdgpu_umc_fill_error_record
-ffffffff81dab000 T amdgpu_uvd_sw_init
-ffffffff81dab470 t amdgpu_uvd_idle_work_handler
-ffffffff81dab610 t amdgpu_uvd_create_msg_bo_helper
-ffffffff81dab790 T amdgpu_uvd_sw_fini
-ffffffff81dab8d0 T amdgpu_uvd_entity_init
-ffffffff81dab950 T amdgpu_uvd_suspend
-ffffffff81dabb20 T amdgpu_uvd_resume
-ffffffff81dabcc0 T amdgpu_uvd_free_handles
-ffffffff81dabdb0 T amdgpu_uvd_get_destroy_msg
-ffffffff81dabf00 T amdgpu_uvd_ring_parse_cs
-ffffffff81dac030 t amdgpu_uvd_cs_packets
-ffffffff81dac1d0 t amdgpu_uvd_cs_pass1
-ffffffff81dac310 t amdgpu_uvd_cs_pass2
-ffffffff81daca20 T amdgpu_uvd_get_create_msg
-ffffffff81dacaf0 t amdgpu_uvd_send_msg
-ffffffff81dacf10 T amdgpu_uvd_ring_begin_use
-ffffffff81dacff0 T amdgpu_uvd_ring_end_use
-ffffffff81dad070 T amdgpu_uvd_ring_test_ib
-ffffffff81dad240 T amdgpu_uvd_used_handles
-ffffffff81dad320 t __delayed_work_tick
-ffffffff81dad340 t amdgpu_bo_unreserve
-ffffffff81dae000 T amdgpu_vce_sw_init
-ffffffff81dae410 t amdgpu_vce_idle_work_handler
-ffffffff81dae520 T amdgpu_vce_sw_fini
-ffffffff81dae600 T amdgpu_vce_entity_init
-ffffffff81dae680 T amdgpu_vce_suspend
-ffffffff81dae7d0 T amdgpu_vce_resume
-ffffffff81daea70 t amdgpu_bo_unreserve
-ffffffff81daeb50 T amdgpu_vce_ring_begin_use
-ffffffff81daec60 T amdgpu_vce_ring_end_use
-ffffffff81daece0 T amdgpu_vce_free_handles
-ffffffff81daeda0 t amdgpu_vce_get_destroy_msg
-ffffffff81daf080 T amdgpu_vce_ring_parse_cs
-ffffffff81daf920 t amdgpu_vce_validate_bo
-ffffffff81dafaa0 t amdgpu_vce_validate_handle
-ffffffff81dafdd0 t amdgpu_vce_cs_reloc
-ffffffff81daff20 T amdgpu_vce_ring_parse_cs_vm
-ffffffff81db0300 T amdgpu_vce_ring_emit_ib
-ffffffff81db04c0 T amdgpu_vce_ring_emit_fence
-ffffffff81db0760 T amdgpu_vce_ring_test_ring
-ffffffff81db0890 T amdgpu_vce_ring_test_ib
-ffffffff81db0d30 T amdgpu_vce_get_ring_prio
-ffffffff81db0d70 t __delayed_work_tick
-ffffffff81db1000 T amdgpu_vcn_sw_init
-ffffffff81db1890 t amdgpu_vcn_idle_work_handler
-ffffffff81db1ac0 T amdgpu_vcn_sw_fini
-ffffffff81db1c50 T amdgpu_vcn_is_disabled_vcn
-ffffffff81db1cb0 T amdgpu_vcn_suspend
-ffffffff81db1e00 T amdgpu_vcn_resume
-ffffffff81db1f90 T amdgpu_vcn_ring_begin_use
-ffffffff81db2170 T amdgpu_vcn_ring_end_use
-ffffffff81db2200 T amdgpu_vcn_dec_ring_test_ring
-ffffffff81db23e0 T amdgpu_vcn_dec_sw_ring_test_ring
-ffffffff81db2540 T amdgpu_vcn_dec_ring_test_ib
-ffffffff81db2760 t amdgpu_vcn_dec_send_msg
-ffffffff81db2960 T amdgpu_vcn_dec_sw_ring_test_ib
-ffffffff81db2b80 t amdgpu_vcn_dec_sw_send_msg
-ffffffff81db2f50 T amdgpu_vcn_enc_ring_test_ring
-ffffffff81db30b0 T amdgpu_vcn_enc_ring_test_ib
-ffffffff81db3970 T amdgpu_vcn_unified_ring_test_ib
-ffffffff81db39e0 T amdgpu_vcn_get_enc_ring_prio
-ffffffff81db3a20 T amdgpu_vcn_setup_ucode
-ffffffff81db3ad0 T amdgpu_debugfs_vcn_fwlog_init
-ffffffff81db3b00 T amdgpu_vcn_fwlog_init
-ffffffff81db3b30 T amdgpu_vcn_process_poison_irq
-ffffffff81db3be0 t __delayed_work_tick
-ffffffff81db4000 T amdgpu_vf_error_put
-ffffffff81db40d0 T amdgpu_vf_error_trans_all
-ffffffff81db5000 T amdgpu_virt_mmio_blocked
-ffffffff81db5050 T amdgpu_virt_init_setting
-ffffffff81db50c0 T amdgpu_virt_kiq_reg_write_reg_wait
-ffffffff81db52c0 T amdgpu_virt_request_full_gpu
-ffffffff81db5320 T amdgpu_virt_release_full_gpu
-ffffffff81db5380 T amdgpu_virt_reset_gpu
-ffffffff81db53e0 T amdgpu_virt_request_init_data
-ffffffff81db5440 T amdgpu_virt_wait_reset
-ffffffff81db5490 T amdgpu_virt_alloc_mm_table
-ffffffff81db5560 T amdgpu_virt_free_mm_table
-ffffffff81db55d0 T amd_sriov_msg_checksum
-ffffffff81db56c0 T amdgpu_virt_release_ras_err_handler_data
-ffffffff81db57a0 T amdgpu_virt_fini_data_exchange
-ffffffff81db5820 T amdgpu_virt_init_data_exchange
-ffffffff81db5940 T amdgpu_virt_exchange_data
-ffffffff81db5c50 t amdgpu_virt_update_vf2pf_work_item
-ffffffff81db5cb0 t amdgpu_virt_read_pf2vf_data
-ffffffff81db60d0 t amdgpu_virt_write_vf2pf_data
-ffffffff81db6490 T amdgpu_detect_virtualization
-ffffffff81db6640 T amdgpu_virt_enable_access_debugfs
-ffffffff81db66d0 T amdgpu_virt_disable_access_debugfs
-ffffffff81db6710 T amdgpu_virt_get_sriov_vf_mode
-ffffffff81db6760 T amdgpu_virt_fw_load_skip_check
-ffffffff81db67e0 T amdgpu_virt_update_sriov_video_codec
-ffffffff81db68e0 T amdgpu_sriov_wreg
-ffffffff81db6960 t amdgpu_virt_rlcg_reg_rw
-ffffffff81db6c10 T amdgpu_sriov_rreg
-ffffffff81db6c70 t __delayed_work_tick
-ffffffff81db7000 T amdgpu_vm_set_pasid
-ffffffff81db7130 T amdgpu_vm_bo_base_init
-ffffffff81db7390 T amdgpu_vm_get_pd_bo
-ffffffff81db7400 T amdgpu_vm_move_to_lru_tail
-ffffffff81db7440 T amdgpu_vm_validate_pt_bos
-ffffffff81db7670 T amdgpu_vm_ready
-ffffffff81db7700 T amdgpu_vm_check_compute_bug
-ffffffff81db77d0 T amdgpu_vm_need_pipeline_sync
-ffffffff81db78e0 T amdgpu_vm_flush
-ffffffff81db7dc0 T amdgpu_vm_bo_find
-ffffffff81db7e20 T amdgpu_vm_map_gart
-ffffffff81db7e60 T amdgpu_vm_update_pdes
-ffffffff81db8090 T amdgpu_vm_update_range
-ffffffff81db8730 t amdgpu_vm_tlb_seq_cb
-ffffffff81db8760 T amdgpu_vm_get_memory
-ffffffff81db88e0 T amdgpu_vm_bo_update
-ffffffff81db8d60 T amdgpu_vm_clear_freed
-ffffffff81db8ee0 T amdgpu_vm_handle_moved
-ffffffff81db9100 T amdgpu_vm_bo_add
-ffffffff81db91d0 T amdgpu_vm_bo_map
-ffffffff81db9520 T amdgpu_vm_bo_replace_map
-ffffffff81db9800 T amdgpu_vm_bo_clear_mappings
-ffffffff81db9d30 T amdgpu_vm_bo_unmap
-ffffffff81db9e60 T amdgpu_vm_bo_lookup_mapping
-ffffffff81db9ed0 T amdgpu_vm_bo_trace_cs
-ffffffff81db9f00 T amdgpu_vm_bo_del
-ffffffff81dba0f0 T amdgpu_vm_evictable
-ffffffff81dba1a0 T amdgpu_vm_bo_invalidate
-ffffffff81dba460 T amdgpu_vm_adjust_size
-ffffffff81dba6d0 T amdgpu_vm_wait_idle
-ffffffff81dba740 T amdgpu_vm_init
-ffffffff81dbab00 t amdgpu_bo_reserve
-ffffffff81dbac60 t amdgpu_bo_unreserve
-ffffffff81dbad40 T amdgpu_vm_make_compute
-ffffffff81dbaf40 T amdgpu_vm_release_compute
-ffffffff81dbaff0 T amdgpu_vm_fini
-ffffffff81dbb450 T amdgpu_vm_manager_init
-ffffffff81dbb5f0 T amdgpu_vm_manager_fini
-ffffffff81dbb650 T amdgpu_vm_ioctl
-ffffffff81dbb770 T amdgpu_vm_get_task_info
-ffffffff81dbb810 T amdgpu_vm_set_task_info
-ffffffff81dbb900 T amdgpu_vm_handle_fault
-ffffffff81dbbad0 t amdgpu_vm_add_prt_cb
-ffffffff81dbbc20 t amdgpu_vm_prt_cb
-ffffffff81dbc000 t amdgpu_vm_cpu_map_table
-ffffffff81dbc020 t amdgpu_vm_cpu_prepare
-ffffffff81dbc070 t amdgpu_vm_cpu_update
-ffffffff81dbc170 t amdgpu_vm_cpu_commit
-ffffffff81dbd000 T amdgpu_vm_pt_clear
-ffffffff81dbd430 T amdgpu_vm_pt_create
-ffffffff81dbd950 T amdgpu_vm_pt_free_work
-ffffffff81dbdc20 t amdgpu_vm_pt_free
-ffffffff81dbdd00 T amdgpu_vm_pt_free_root
-ffffffff81dbdd20 t amdgpu_vm_pt_free_dfs
-ffffffff81dbea90 T amdgpu_vm_pt_is_root_clean
-ffffffff81dbeb60 T amdgpu_vm_pde_update
-ffffffff81dbec50 T amdgpu_vm_ptes_update
-ffffffff81dbf620 t amdgpu_vm_pt_next
-ffffffff81dc0000 t amdgpu_vm_sdma_map_table
-ffffffff81dc0060 t amdgpu_vm_sdma_prepare
-ffffffff81dc0100 t amdgpu_vm_sdma_update
-ffffffff81dc05e0 t amdgpu_vm_sdma_commit
-ffffffff81dc1000 T amdgpu_vram_mgr_bo_visible_size
-ffffffff81dc1110 T amdgpu_vram_mgr_reserve_range
-ffffffff81dc11f0 t amdgpu_vram_mgr_do_reserve
-ffffffff81dc1370 T amdgpu_vram_mgr_query_page_status
-ffffffff81dc1450 T amdgpu_vram_mgr_alloc_sgt
-ffffffff81dc14a0 T amdgpu_vram_mgr_free_sgt
-ffffffff81dc14d0 T amdgpu_vram_mgr_vis_usage
-ffffffff81dc1500 T amdgpu_vram_mgr_init
-ffffffff81dc16d0 T amdgpu_vram_mgr_fini
-ffffffff81dc18e0 t amdgpu_vram_mgr_new
-ffffffff81dc1e70 t amdgpu_vram_mgr_del
-ffffffff81dc1f50 t amdgpu_vram_mgr_intersects
-ffffffff81dc1fd0 t amdgpu_vram_mgr_compatible
-ffffffff81dc2050 t amdgpu_vram_mgr_debug
-ffffffff81dc3000 t amdgpu_xgmi_hive_release
-ffffffff81dc3050 T amdgpu_get_xgmi_hive
-ffffffff81dc30a0 T amdgpu_put_xgmi_hive
-ffffffff81dc30f0 T amdgpu_xgmi_set_pstate
-ffffffff81dc3140 T amdgpu_xgmi_update_topology
-ffffffff81dc3200 T amdgpu_xgmi_get_hops_count
-ffffffff81dc3270 T amdgpu_xgmi_get_num_links
-ffffffff81dc32e0 T amdgpu_xgmi_add_device
-ffffffff81dc3500 T amdgpu_xgmi_remove_device
-ffffffff81dc3650 T amdgpu_xgmi_get_relative_phy_addr
-ffffffff81dc3690 t amdgpu_ras_error_inject_xgmi
-ffffffff81dc3800 t amdgpu_xgmi_query_ras_error_count
-ffffffff81dc4020 t amdgpu_xgmi_reset_ras_error_count
-ffffffff81dc4340 t amdgpu_xgmi_ras_late_init
-ffffffff81dc5000 T arct_reg_base_init
-ffffffff81dc6000 T athub_v1_0_set_clockgating
-ffffffff81dc6210 T athub_v1_0_get_clockgating
-ffffffff81dc7000 T athub_v2_0_set_clockgating
-ffffffff81dc71e0 T athub_v2_0_get_clockgating
-ffffffff81dc8000 T athub_v2_1_set_clockgating
-ffffffff81dc81f0 T athub_v2_1_get_clockgating
-ffffffff81dc9000 T athub_v3_0_set_clockgating
-ffffffff81dc90d0 T athub_v3_0_get_clockgating
-ffffffff81dc9120 t athub_v3_0_get_cg_cntl
-ffffffff81dc91c0 t athub_v3_0_set_cg_cntl
-ffffffff81dca000 t cz_ih_early_init
-ffffffff81dca050 t cz_ih_sw_init
-ffffffff81dca0b0 t cz_ih_sw_fini
-ffffffff81dca0f0 t cz_ih_hw_init
-ffffffff81dca320 t cz_ih_hw_fini
-ffffffff81dca3f0 t cz_ih_suspend
-ffffffff81dca4c0 t cz_ih_resume
-ffffffff81dca500 t cz_ih_is_idle
-ffffffff81dca550 t cz_ih_wait_for_idle
-ffffffff81dca5f0 t cz_ih_soft_reset
-ffffffff81dca6d0 t cz_ih_set_clockgating_state
-ffffffff81dca700 t cz_ih_set_powergating_state
-ffffffff81dca730 t cz_ih_get_wptr
-ffffffff81dca820 t cz_ih_decode_iv
-ffffffff81dca8a0 t cz_ih_set_rptr
-ffffffff81dcb000 T dce_v10_0_disable_dce
-ffffffff81dcb170 t dce_v10_0_early_init
-ffffffff81dcb230 t dce_v10_0_sw_init
-ffffffff81dcb6a0 t dce_v10_0_sw_fini
-ffffffff81dcb7d0 t dce_v10_0_hw_init
-ffffffff81dcbb40 t dce_v10_0_hw_fini
-ffffffff81dcbcd0 t dce_v10_0_suspend
-ffffffff81dcbd30 t dce_v10_0_resume
-ffffffff81dcbda0 t dce_v10_0_is_idle
-ffffffff81dcbdd0 t dce_v10_0_wait_for_idle
-ffffffff81dcbe00 t dce_v10_0_check_soft_reset
-ffffffff81dcbe10 t dce_v10_0_soft_reset
-ffffffff81dcbee0 t dce_v10_0_set_clockgating_state
-ffffffff81dcbf10 t dce_v10_0_set_powergating_state
-ffffffff81dcbf40 t dce_v10_0_audio_endpt_rreg
-ffffffff81dcbfd0 t dce_v10_0_audio_endpt_wreg
-ffffffff81dcc050 t dce_v10_0_bandwidth_update
-ffffffff81dccac0 t dce_v10_0_vblank_get_counter
-ffffffff81dccb10 t dce_v10_0_hpd_sense
-ffffffff81dccb70 t dce_v10_0_hpd_set_polarity
-ffffffff81dccc40 t dce_v10_0_hpd_get_gpio_reg
-ffffffff81dccc70 t dce_v10_0_page_flip
-ffffffff81dccd60 t dce_v10_0_crtc_get_scanoutpos
-ffffffff81dcce00 t dce_v10_0_encoder_add
-ffffffff81dcd030 t dce_v10_0_latency_watermark
-ffffffff81dcd250 t dce_v10_0_encoder_destroy
-ffffffff81dcd2b0 t dce_v10_0_encoder_prepare
-ffffffff81dcd4b0 t dce_v10_0_encoder_commit
-ffffffff81dcd4e0 t dce_v10_0_encoder_mode_set
-ffffffff81dce380 t dce_v10_0_encoder_disable
-ffffffff81dce490 t dce_v10_0_ext_dpms
-ffffffff81dce4c0 t dce_v10_0_ext_prepare
-ffffffff81dce4f0 t dce_v10_0_ext_commit
-ffffffff81dce520 t dce_v10_0_ext_mode_set
-ffffffff81dce550 t dce_v10_0_ext_disable
-ffffffff81dce580 t dce_v10_0_set_crtc_irq_state
-ffffffff81dce660 t dce_v10_0_crtc_irq
-ffffffff81dce890 t dce_v10_0_set_crtc_vblank_interrupt_state
-ffffffff81dce960 t dce_v10_0_set_crtc_vline_interrupt_state
-ffffffff81dcea30 t dce_v10_0_set_pageflip_irq_state
-ffffffff81dceae0 t dce_v10_0_pageflip_irq
-ffffffff81dcec40 t dce_v10_0_set_hpd_irq_state
-ffffffff81dced10 t dce_v10_0_hpd_irq
-ffffffff81dcee30 t dce_v10_0_crtc_cursor_set2
-ffffffff81dcf1a0 t dce_v10_0_crtc_cursor_move
-ffffffff81dcf280 t dce_v10_0_crtc_gamma_set
-ffffffff81dcf2c0 t dce_v10_0_crtc_destroy
-ffffffff81dcf2f0 t amdgpu_bo_reserve
-ffffffff81dcf500 t amdgpu_bo_unreserve
-ffffffff81dcf5e0 t dce_v10_0_cursor_move_locked
-ffffffff81dcf730 t dce_v10_0_crtc_load_lut
-ffffffff81dcfac0 t dce_v10_0_crtc_dpms
-ffffffff81dcfc90 t dce_v10_0_crtc_prepare
-ffffffff81dcfcd0 t dce_v10_0_crtc_commit
-ffffffff81dcfd00 t dce_v10_0_crtc_mode_fixup
-ffffffff81dcfec0 t dce_v10_0_crtc_mode_set
-ffffffff81dd00b0 t dce_v10_0_crtc_set_base
-ffffffff81dd00d0 t dce_v10_0_crtc_set_base_atomic
-ffffffff81dd00f0 t dce_v10_0_crtc_disable
-ffffffff81dd0290 t dce_v10_0_crtc_do_set_base
-ffffffff81dd0940 t dce_v10_0_is_display_hung
-ffffffff81dd1000 T dce_v11_0_disable_dce
-ffffffff81dd1160 t dce_v11_0_early_init
-ffffffff81dd12b0 t dce_v11_0_sw_init
-ffffffff81dd1730 t dce_v11_0_sw_fini
-ffffffff81dd1860 t dce_v11_0_hw_init
-ffffffff81dd1c30 t dce_v11_0_hw_fini
-ffffffff81dd1dc0 t dce_v11_0_suspend
-ffffffff81dd1e20 t dce_v11_0_resume
-ffffffff81dd1e90 t dce_v11_0_is_idle
-ffffffff81dd1ec0 t dce_v11_0_wait_for_idle
-ffffffff81dd1ef0 t dce_v11_0_soft_reset
-ffffffff81dd2110 t dce_v11_0_set_clockgating_state
-ffffffff81dd2140 t dce_v11_0_set_powergating_state
-ffffffff81dd2170 t dce_v11_0_audio_endpt_rreg
-ffffffff81dd2200 t dce_v11_0_audio_endpt_wreg
-ffffffff81dd2280 t dce_v11_0_bandwidth_update
-ffffffff81dd2cf0 t dce_v11_0_vblank_get_counter
-ffffffff81dd2d40 t dce_v11_0_hpd_sense
-ffffffff81dd2da0 t dce_v11_0_hpd_set_polarity
-ffffffff81dd2e70 t dce_v11_0_hpd_get_gpio_reg
-ffffffff81dd2ea0 t dce_v11_0_page_flip
-ffffffff81dd2fa0 t dce_v11_0_crtc_get_scanoutpos
-ffffffff81dd3040 t dce_v11_0_encoder_add
-ffffffff81dd3270 t dce_v11_0_latency_watermark
-ffffffff81dd3490 t dce_v11_0_encoder_destroy
-ffffffff81dd34f0 t dce_v11_0_encoder_prepare
-ffffffff81dd36f0 t dce_v11_0_encoder_commit
-ffffffff81dd3720 t dce_v11_0_encoder_mode_set
-ffffffff81dd45c0 t dce_v11_0_encoder_disable
-ffffffff81dd46d0 t dce_v11_0_ext_dpms
-ffffffff81dd4700 t dce_v11_0_ext_prepare
-ffffffff81dd4730 t dce_v11_0_ext_commit
-ffffffff81dd4760 t dce_v11_0_ext_mode_set
-ffffffff81dd4790 t dce_v11_0_ext_disable
-ffffffff81dd47c0 t dce_v11_0_set_crtc_irq_state
-ffffffff81dd48a0 t dce_v11_0_crtc_irq
-ffffffff81dd4ac0 t dce_v11_0_set_crtc_vblank_interrupt_state
-ffffffff81dd4b90 t dce_v11_0_set_crtc_vline_interrupt_state
-ffffffff81dd4c60 t dce_v11_0_set_pageflip_irq_state
-ffffffff81dd4d10 t dce_v11_0_pageflip_irq
-ffffffff81dd4e70 t dce_v11_0_set_hpd_irq_state
-ffffffff81dd4f40 t dce_v11_0_hpd_irq
-ffffffff81dd5060 t dce_v11_0_crtc_cursor_set2
-ffffffff81dd53d0 t dce_v11_0_crtc_cursor_move
-ffffffff81dd54b0 t dce_v11_0_crtc_gamma_set
-ffffffff81dd54f0 t dce_v11_0_crtc_destroy
-ffffffff81dd5520 t amdgpu_bo_reserve
-ffffffff81dd5730 t amdgpu_bo_unreserve
-ffffffff81dd5810 t dce_v11_0_cursor_move_locked
-ffffffff81dd5960 t dce_v11_0_crtc_load_lut
-ffffffff81dd5cd0 t dce_v11_0_crtc_dpms
-ffffffff81dd5ea0 t dce_v11_0_crtc_prepare
-ffffffff81dd5ee0 t dce_v11_0_crtc_commit
-ffffffff81dd5f10 t dce_v11_0_crtc_mode_fixup
-ffffffff81dd6180 t dce_v11_0_crtc_mode_set
-ffffffff81dd63e0 t dce_v11_0_crtc_set_base
-ffffffff81dd6400 t dce_v11_0_crtc_set_base_atomic
-ffffffff81dd6420 t dce_v11_0_crtc_disable
-ffffffff81dd65c0 t dce_v11_0_crtc_do_set_base
-ffffffff81dd7000 t df_v1_7_sw_init
-ffffffff81dd7040 t df_v1_7_sw_fini
-ffffffff81dd7070 t df_v1_7_enable_broadcast_mode
-ffffffff81dd7190 t df_v1_7_get_fb_channel_number
-ffffffff81dd7210 t df_v1_7_get_hbm_channel_number
-ffffffff81dd7260 t df_v1_7_update_medium_grain_clock_gating
-ffffffff81dd73d0 t df_v1_7_get_clockgating_state
-ffffffff81dd7460 t df_v1_7_enable_ecc_force_par_wr_rmw
-ffffffff81dd8000 t df_v3_6_sw_init
-ffffffff81dd8160 t df_v3_6_sw_fini
-ffffffff81dd8190 t df_v3_6_enable_broadcast_mode
-ffffffff81dd82b0 t df_v3_6_get_fb_channel_number
-ffffffff81dd8390 t df_v3_6_get_hbm_channel_number
-ffffffff81dd83e0 t df_v3_6_update_medium_grain_clock_gating
-ffffffff81dd8580 t df_v3_6_get_clockgating_state
-ffffffff81dd8610 t df_v3_6_pmc_start
-ffffffff81dd8990 t df_v3_6_pmc_stop
-ffffffff81dd8c30 t df_v3_6_pmc_get_count
-ffffffff81dd8dc0 t df_v3_6_get_fica
-ffffffff81dd8ed0 t df_v3_6_set_fica
-ffffffff81dd8fb0 t df_v3_6_query_ras_poison_mode
-ffffffff81dd9120 t df_v3_6_perfmon_arm_with_status
-ffffffff81dda000 T dimgrey_cavefish_reg_base_init
-ffffffff81ddb000 T emu_soc_asic_init
-ffffffff81ddc000 t gfx_v10_0_early_init
-ffffffff81ddc420 t gfx_v10_0_late_init
-ffffffff81ddc490 t gfx_v10_0_sw_init
-ffffffff81ddd840 t gfx_v10_0_sw_fini
-ffffffff81dddb80 t gfx_v10_0_hw_init
-ffffffff81de0730 t gfx_v10_0_hw_fini
-ffffffff81de0a20 t gfx_v10_0_suspend
-ffffffff81de0a60 t gfx_v10_0_resume
-ffffffff81de0a70 t gfx_v10_0_is_idle
-ffffffff81de0b00 t gfx_v10_0_wait_for_idle
-ffffffff81de0be0 t gfx_v10_0_soft_reset
-ffffffff81de0f30 t gfx_v10_0_set_clockgating_state
-ffffffff81de11d0 t gfx_v10_0_set_powergating_state
-ffffffff81de13f0 t gfx_v10_0_get_clockgating_state
-ffffffff81de1500 t gfx10_kiq_set_resources
-ffffffff81de1830 t gfx10_kiq_map_queues
-ffffffff81de1bc0 t gfx10_kiq_unmap_queues
-ffffffff81de1fc0 t gfx10_kiq_query_status
-ffffffff81de22c0 t gfx10_kiq_invalidate_tlbs
-ffffffff81de23e0 t gfx_v10_0_ring_get_rptr_compute
-ffffffff81de2410 t gfx_v10_0_ring_get_wptr_compute
-ffffffff81de2480 t gfx_v10_0_ring_set_wptr_compute
-ffffffff81de25c0 t gfx_v10_0_ring_emit_ib_compute
-ffffffff81de2910 t gfx_v10_0_ring_emit_fence_kiq
-ffffffff81de2d50 t gfx_v10_0_ring_test_ring
-ffffffff81de2fc0 t gfx_v10_0_ring_test_ib
-ffffffff81de3270 t gfx_v10_0_ring_emit_rreg
-ffffffff81de3510 t gfx_v10_0_ring_emit_wreg
-ffffffff81de3750 t gfx_v10_0_ring_emit_reg_wait
-ffffffff81de37a0 t gfx_v10_0_ring_emit_reg_write_reg_wait
-ffffffff81de3830 t gfx_v10_0_wait_reg_mem
-ffffffff81de3b60 t gfx_v10_0_ring_get_rptr_gfx
-ffffffff81de3b90 t gfx_v10_0_ring_get_wptr_gfx
-ffffffff81de3ca0 t gfx_v10_0_ring_set_wptr_gfx
-ffffffff81de3eb0 t gfx_v10_0_ring_emit_ib_gfx
-ffffffff81de4560 t gfx_v10_0_ring_emit_fence
-ffffffff81de4930 t gfx_v10_0_ring_emit_pipeline_sync
-ffffffff81de4990 t gfx_v10_0_ring_emit_vm_flush
-ffffffff81de4b60 t gfx_v10_0_ring_emit_hdp_flush
-ffffffff81de4c30 t gfx_v10_0_ring_emit_gds_switch
-ffffffff81de4d10 t gfx_v10_0_ring_emit_init_cond_exec
-ffffffff81de4f40 t gfx_v10_0_ring_emit_patch_cond_exec
-ffffffff81de5000 t gfx_v10_0_ring_emit_sb
-ffffffff81de50f0 t gfx_v10_0_ring_emit_cntxcntl
-ffffffff81de55e0 t gfx_v10_0_ring_emit_frame_cntl
-ffffffff81de56f0 t gfx_v10_0_ring_soft_recovery
-ffffffff81de5760 t gfx_v10_0_ring_preempt_ib
-ffffffff81de58d0 t gfx_v10_0_emit_mem_sync
-ffffffff81de5c10 t gfx_v10_0_write_data_to_reg
-ffffffff81de5e20 t gfx_v10_0_set_eop_interrupt_state
-ffffffff81de5f00 t gfx_v10_0_eop_irq
-ffffffff81de60d0 t gfx_v10_0_set_gfx_eop_interrupt_state
-ffffffff81de6260 t gfx_v10_0_set_compute_eop_interrupt_state
-ffffffff81de6410 t gfx_v10_0_kiq_set_interrupt_state
-ffffffff81de66f0 t gfx_v10_0_kiq_irq
-ffffffff81de6770 t gfx_v10_0_set_priv_reg_fault_state
-ffffffff81de6890 t gfx_v10_0_priv_reg_irq
-ffffffff81de68f0 t gfx_v10_0_handle_priv_fault
-ffffffff81de6a80 t gfx_v10_0_set_priv_inst_fault_state
-ffffffff81de6ba0 t gfx_v10_0_priv_inst_irq
-ffffffff81de6c00 t gfx_v10_0_is_rlc_enabled
-ffffffff81de6c80 t gfx_v10_0_set_safe_mode
-ffffffff81de6f20 t gfx_v10_0_unset_safe_mode
-ffffffff81de6fd0 t gfx_v10_0_rlc_init
-ffffffff81de7050 t gfx_v10_0_get_csb_size
-ffffffff81de70b0 t gfx_v10_0_get_csb_buffer
-ffffffff81de7230 t gfx_v10_0_rlc_resume
-ffffffff81de7d30 t gfx_v10_0_rlc_stop
-ffffffff81de7e10 t gfx_v10_0_rlc_reset
-ffffffff81de7fb0 t gfx_v10_0_rlc_start
-ffffffff81de8150 t gfx_v10_0_update_spm_vmid
-ffffffff81de8280 t gfx_v10_0_wait_for_rlc_autoload_complete
-ffffffff81de8e10 t gfx_v10_0_init_csb
-ffffffff81de90e0 t gfx_v10_0_is_rlcg_access_range
-ffffffff81de9110 t gfx_v10_0_gfx_mqd_init
-ffffffff81de94f0 t gfx_v10_0_compute_mqd_init
-ffffffff81de9990 t amdgpu_bo_unreserve
-ffffffff81de9a70 t gfx_v10_0_get_gpu_clock_counter
-ffffffff81de9f70 t gfx_v10_0_select_se_sh
-ffffffff81dea010 t gfx_v10_0_read_wave_data
-ffffffff81dea270 t gfx_v10_0_read_wave_vgprs
-ffffffff81dea2a0 t gfx_v10_0_read_wave_sgprs
-ffffffff81dea320 t gfx_v10_0_select_me_pipe_q
-ffffffff81dea340 t gfx_v10_0_init_spm_golden_registers
-ffffffff81dea3b0 t gfx_v10_0_update_perfmon_mgcg
-ffffffff81dea4d0 t wave_read_ind
-ffffffff81dea5b0 t wave_read_regs
-ffffffff81dea710 t gfx_v10_0_cp_resume
-ffffffff81ded350 t gfx_v10_3_get_disabled_sa
-ffffffff81ded460 t gfx_v10_0_get_rb_active_bitmap
-ffffffff81ded580 t gfx_v10_0_get_wgp_active_bitmap_per_sh
-ffffffff81ded690 t gfx_v10_0_enable_gui_idle_interrupt
-ffffffff81ded7a0 t gfx_v10_0_cp_gfx_enable
-ffffffff81ded9e0 t gfx_v10_0_cp_compute_enable
-ffffffff81dedb70 t amdgpu_bo_reserve
-ffffffff81dedcf0 t gfx_v10_0_kiq_init_register
-ffffffff81deeb60 t gfx_v10_0_cp_gfx_switch_pipe
-ffffffff81deec60 t gfx_v10_0_cp_gfx_set_doorbell
-ffffffff81deef30 t gfx_v10_0_cp_gfx_start
-ffffffff81def910 t gfx_v10_0_update_fine_grain_clock_gating
-ffffffff81defc30 t gfx_v10_0_update_medium_grain_clock_gating
-ffffffff81df0350 t gfx_v10_0_update_3d_clock_gating
-ffffffff81df0710 t gfx_v10_0_update_coarse_grain_clock_gating
-ffffffff81df1000 t gfx_v11_0_early_init
-ffffffff81df13a0 t gfx_v11_0_late_init
-ffffffff81df1410 t gfx_v11_0_sw_init
-ffffffff81df2360 t gfx_v11_0_sw_fini
-ffffffff81df2640 t gfx_v11_0_hw_init
-ffffffff81df6ac0 t gfx_v11_0_hw_fini
-ffffffff81df6d40 t gfx_v11_0_suspend
-ffffffff81df6d80 t gfx_v11_0_resume
-ffffffff81df6d90 t gfx_v11_0_is_idle
-ffffffff81df6e20 t gfx_v11_0_wait_for_idle
-ffffffff81df6f00 t gfx_v11_0_check_soft_reset
-ffffffff81df7030 t gfx_v11_0_soft_reset
-ffffffff81df7d10 t gfx_v11_0_post_soft_reset
-ffffffff81df7d20 t gfx_v11_0_set_clockgating_state
-ffffffff81df8900 t gfx_v11_0_set_powergating_state
-ffffffff81df8af0 t gfx_v11_0_get_clockgating_state
-ffffffff81df8cc0 t gfx11_kiq_set_resources
-ffffffff81df8ff0 t gfx11_kiq_map_queues
-ffffffff81df9380 t gfx11_kiq_unmap_queues
-ffffffff81df9780 t gfx11_kiq_query_status
-ffffffff81df9a80 t gfx11_kiq_invalidate_tlbs
-ffffffff81df9ba0 t gfx_v11_0_ring_get_rptr_compute
-ffffffff81df9bd0 t gfx_v11_0_ring_get_wptr_compute
-ffffffff81df9c40 t gfx_v11_0_ring_set_wptr_compute
-ffffffff81df9d80 t gfx_v11_0_ring_emit_ib_compute
-ffffffff81dfa0d0 t gfx_v11_0_ring_emit_fence_kiq
-ffffffff81dfa510 t gfx_v11_0_ring_test_ring
-ffffffff81dfa7a0 t gfx_v11_0_ring_test_ib
-ffffffff81dfaa60 t gfx_v11_0_ring_emit_rreg
-ffffffff81dfad00 t gfx_v11_0_ring_emit_wreg
-ffffffff81dfaf40 t gfx_v11_0_ring_emit_reg_wait
-ffffffff81dfaf90 t gfx_v11_0_ring_emit_reg_write_reg_wait
-ffffffff81dfb000 t gfx_v11_0_wait_reg_mem
-ffffffff81dfb330 t gfx_v11_0_ring_get_rptr_gfx
-ffffffff81dfb360 t gfx_v11_0_ring_get_wptr_gfx
-ffffffff81dfb470 t gfx_v11_0_ring_set_wptr_gfx
-ffffffff81dfb680 t gfx_v11_0_ring_emit_ib_gfx
-ffffffff81dfbd20 t gfx_v11_0_ring_emit_fence
-ffffffff81dfc0f0 t gfx_v11_0_ring_emit_pipeline_sync
-ffffffff81dfc150 t gfx_v11_0_ring_emit_vm_flush
-ffffffff81dfc320 t gfx_v11_0_ring_emit_hdp_flush
-ffffffff81dfc3f0 t gfx_v11_0_ring_emit_gds_switch
-ffffffff81dfc4d0 t gfx_v11_0_ring_emit_init_cond_exec
-ffffffff81dfc700 t gfx_v11_0_ring_emit_patch_cond_exec
-ffffffff81dfc7c0 t gfx_v11_0_ring_emit_cntxcntl
-ffffffff81dfc920 t gfx_v11_0_ring_emit_frame_cntl
-ffffffff81dfca30 t gfx_v11_0_ring_soft_recovery
-ffffffff81dfcaa0 t gfx_v11_0_ring_preempt_ib
-ffffffff81dfcc10 t gfx_v11_0_emit_mem_sync
-ffffffff81dfcf50 t gfx_v11_0_write_data_to_reg
-ffffffff81dfd160 t gfx_v11_0_set_eop_interrupt_state
-ffffffff81dfd1f0 t gfx_v11_0_eop_irq
-ffffffff81dfd3c0 t gfx_v11_0_set_gfx_eop_interrupt_state
-ffffffff81dfd550 t gfx_v11_0_set_compute_eop_interrupt_state
-ffffffff81dfd6e0 t gfx_v11_0_set_priv_reg_fault_state
-ffffffff81dfd800 t gfx_v11_0_priv_reg_irq
-ffffffff81dfd860 t gfx_v11_0_handle_priv_fault
-ffffffff81dfd9f0 t gfx_v11_0_set_priv_inst_fault_state
-ffffffff81dfdb10 t gfx_v11_0_priv_inst_irq
-ffffffff81dfdb70 t gfx_v11_0_is_rlc_enabled
-ffffffff81dfdbf0 t gfx_v11_0_set_safe_mode
-ffffffff81dfdd40 t gfx_v11_0_unset_safe_mode
-ffffffff81dfddb0 t gfx_v11_0_rlc_init
-ffffffff81dfde30 t gfx_v11_0_get_csb_size
-ffffffff81dfde90 t gfx_v11_0_get_csb_buffer
-ffffffff81dfe010 t gfx_v11_0_rlc_resume
-ffffffff81dfed30 t gfx_v11_0_rlc_stop
-ffffffff81dfee10 t gfx_v11_0_rlc_reset
-ffffffff81dfefb0 t gfx_v11_0_rlc_start
-ffffffff81dff150 t gfx_v11_0_update_spm_vmid
-ffffffff81dff250 t gfx_v11_0_init_csb
-ffffffff81dff3d0 t gfx_v11_0_gfx_mqd_init
-ffffffff81dff7a0 t gfx_v11_0_compute_mqd_init
-ffffffff81dffcc0 t amdgpu_bo_unreserve
-ffffffff81dffda0 t gfx_v11_0_get_gpu_clock_counter
-ffffffff81dffed0 t gfx_v11_0_select_se_sh
-ffffffff81dfff70 t gfx_v11_0_read_wave_data
-ffffffff81e001b0 t gfx_v11_0_read_wave_vgprs
-ffffffff81e001e0 t gfx_v11_0_read_wave_sgprs
-ffffffff81e00260 t gfx_v11_0_select_me_pipe_q
-ffffffff81e00280 t gfx_v11_0_update_perf_clk
-ffffffff81e003b0 t wave_read_ind
-ffffffff81e00490 t wave_read_regs
-ffffffff81e005f0 t gfx_v11_0_disable_gpa_mode
-ffffffff81e00780 t gfx_v11_0_cp_resume
-ffffffff81e04820 t gfx_v11_0_config_me_cache
-ffffffff81e04bc0 t gfx_v11_0_config_pfp_cache
-ffffffff81e04f60 t gfx_v11_0_config_mec_cache
-ffffffff81e05300 t gfx_v11_0_enable_gui_idle_interrupt
-ffffffff81e05410 t gfx_v11_0_cp_compute_enable
-ffffffff81e055e0 t gfx_v11_0_cp_gfx_enable
-ffffffff81e057d0 t amdgpu_bo_reserve
-ffffffff81e05950 t gfx_v11_0_kiq_init_register
-ffffffff81e067c0 t gfx_v11_0_cp_gfx_switch_pipe
-ffffffff81e068a0 t gfx_v11_0_cp_gfx_set_doorbell
-ffffffff81e06a80 t gfx_v11_0_cp_gfx_start
-ffffffff81e08000 t gfx_v8_0_early_init
-ffffffff81e08320 t gfx_v8_0_late_init
-ffffffff81e08a20 t gfx_v8_0_sw_init
-ffffffff81e0a0f0 t gfx_v8_0_sw_fini
-ffffffff81e0a3b0 t gfx_v8_0_hw_init
-ffffffff81e0c5e0 t gfx_v8_0_hw_fini
-ffffffff81e0cad0 t gfx_v8_0_suspend
-ffffffff81e0cb10 t gfx_v8_0_resume
-ffffffff81e0cb20 t gfx_v8_0_is_idle
-ffffffff81e0cb90 t gfx_v8_0_wait_for_idle
-ffffffff81e0cc40 t gfx_v8_0_check_soft_reset
-ffffffff81e0cd20 t gfx_v8_0_pre_soft_reset
-ffffffff81e0cea0 t gfx_v8_0_soft_reset
-ffffffff81e0d060 t gfx_v8_0_post_soft_reset
-ffffffff81e0d220 t gfx_v8_0_set_clockgating_state
-ffffffff81e0d4e0 t gfx_v8_0_set_powergating_state
-ffffffff81e0d8a0 t gfx_v8_0_get_clockgating_state
-ffffffff81e0d980 t gfx_v8_0_get_gpu_clock_counter
-ffffffff81e0da20 t gfx_v8_0_select_se_sh
-ffffffff81e0da80 t gfx_v8_0_read_wave_data
-ffffffff81e0df20 t gfx_v8_0_read_wave_sgprs
-ffffffff81e0dfd0 t gfx_v8_0_select_me_pipe_q
-ffffffff81e0dff0 t gfx_v8_0_ring_get_rptr
-ffffffff81e0e020 t gfx_v8_0_ring_get_wptr_compute
-ffffffff81e0e050 t gfx_v8_0_ring_set_wptr_compute
-ffffffff81e0e090 t gfx_v8_0_ring_emit_fence_kiq
-ffffffff81e0e4c0 t gfx_v8_0_ring_test_ring
-ffffffff81e0e6c0 t gfx_v8_0_ring_emit_rreg
-ffffffff81e0e960 t gfx_v8_0_ring_emit_wreg
-ffffffff81e0eba0 t gfx_v8_0_ring_get_wptr_gfx
-ffffffff81e0ec00 t gfx_v8_0_ring_set_wptr_gfx
-ffffffff81e0ec70 t gfx_v8_0_ring_emit_ib_gfx
-ffffffff81e0f1d0 t gfx_v8_0_ring_emit_fence_gfx
-ffffffff81e0f6d0 t gfx_v8_0_ring_emit_pipeline_sync
-ffffffff81e0f9c0 t gfx_v8_0_ring_emit_vm_flush
-ffffffff81e0fd70 t gfx_v8_0_ring_emit_hdp_flush
-ffffffff81e10090 t gfx_v8_0_ring_emit_gds_switch
-ffffffff81e10860 t gfx_v8_0_ring_test_ib
-ffffffff81e10a10 t gfx_v8_0_ring_emit_init_cond_exec
-ffffffff81e10c40 t gfx_v8_0_ring_emit_patch_cond_exec
-ffffffff81e10cf0 t gfx_v8_ring_emit_sb
-ffffffff81e10de0 t gfx_v8_ring_emit_cntxcntl
-ffffffff81e11380 t gfx_v8_0_ring_soft_recovery
-ffffffff81e113b0 t gfx_v8_0_emit_mem_sync
-ffffffff81e115c0 t gfx_v8_0_ring_emit_ib_compute
-ffffffff81e118d0 t gfx_v8_0_ring_emit_fence_compute
-ffffffff81e11bd0 t gfx_v8_0_emit_mem_sync_compute
-ffffffff81e11e90 t gfx_v8_0_emit_wave_limit
-ffffffff81e12040 t gfx_v8_0_set_eop_interrupt_state
-ffffffff81e12250 t gfx_v8_0_eop_irq
-ffffffff81e12380 t gfx_v8_0_set_priv_reg_fault_state
-ffffffff81e12400 t gfx_v8_0_priv_reg_irq
-ffffffff81e12520 t gfx_v8_0_set_priv_inst_fault_state
-ffffffff81e125a0 t gfx_v8_0_priv_inst_irq
-ffffffff81e126c0 t gfx_v8_0_set_cp_ecc_int_state
-ffffffff81e12930 t gfx_v8_0_cp_ecc_error_irq
-ffffffff81e12980 t gfx_v8_0_set_sq_int_state
-ffffffff81e12a10 t gfx_v8_0_sq_irq
-ffffffff81e12ab0 t gfx_v8_0_parse_sq_irq
-ffffffff81e12d00 t gfx_v8_0_is_rlc_enabled
-ffffffff81e12d40 t gfx_v8_0_set_safe_mode
-ffffffff81e12e40 t gfx_v8_0_unset_safe_mode
-ffffffff81e12ee0 t gfx_v8_0_rlc_init
-ffffffff81e12f90 t gfx_v8_0_get_csb_size
-ffffffff81e12ff0 t gfx_v8_0_get_csb_buffer
-ffffffff81e13170 t gfx_v8_0_cp_jump_table_num
-ffffffff81e131b0 t gfx_v8_0_rlc_resume
-ffffffff81e13540 t gfx_v8_0_rlc_stop
-ffffffff81e135b0 t gfx_v8_0_rlc_reset
-ffffffff81e13630 t gfx_v8_0_rlc_start
-ffffffff81e136b0 t gfx_v8_0_update_spm_vmid
-ffffffff81e13720 t gfx_v8_0_init_save_restore_list
-ffffffff81e13b40 t gfx_v8_0_wait_for_rlc_serdes
-ffffffff81e13d60 t gfx_v8_0_sq_irq_work_func
-ffffffff81e13d80 t amdgpu_bo_unreserve
-ffffffff81e13e60 t gfx_v8_0_kiq_resume
-ffffffff81e140c0 t gfx_v8_0_cp_gfx_resume
-ffffffff81e14be0 t gfx_v8_0_kcq_resume
-ffffffff81e15610 t amdgpu_bo_reserve
-ffffffff81e15790 t gfx_v8_0_mqd_commit
-ffffffff81e15970 t gfx_v8_0_mqd_init
-ffffffff81e15d90 t gfx_v8_0_deactivate_hqd
-ffffffff81e15e50 t gfx_v8_0_update_medium_grain_clock_gating
-ffffffff81e16180 t gfx_v8_0_update_coarse_grain_clock_gating
-ffffffff81e17000 t gfx_v9_0_ras_error_inject
-ffffffff81e171a0 t gfx_v9_0_query_ras_error_count
-ffffffff81e17d40 t gfx_v9_0_reset_ras_error_count
-ffffffff81e18780 T gfx_v9_0_select_se_sh
-ffffffff81e18820 t gfx_v9_0_early_init
-ffffffff81e18c80 t gfx_v9_0_late_init
-ffffffff81e19990 t gfx_v9_0_sw_init
-ffffffff81e1b000 t gfx_v9_0_sw_fini
-ffffffff81e1b2b0 t gfx_v9_0_hw_init
-ffffffff81e1e360 t gfx_v9_0_hw_fini
-ffffffff81e1eac0 t gfx_v9_0_suspend
-ffffffff81e1eb00 t gfx_v9_0_resume
-ffffffff81e1eb10 t gfx_v9_0_is_idle
-ffffffff81e1eb90 t gfx_v9_0_wait_for_idle
-ffffffff81e1ec70 t gfx_v9_0_soft_reset
-ffffffff81e1f000 t gfx_v9_0_set_clockgating_state
-ffffffff81e1f0d0 t gfx_v9_0_set_powergating_state
-ffffffff81e1f4d0 t gfx_v9_0_get_clockgating_state
-ffffffff81e1f5e0 t gfx_v9_0_kiq_set_resources
-ffffffff81e1f910 t gfx_v9_0_kiq_map_queues
-ffffffff81e1fc50 t gfx_v9_0_kiq_unmap_queues
-ffffffff81e1ffd0 t gfx_v9_0_kiq_query_status
-ffffffff81e202d0 t gfx_v9_0_kiq_invalidate_tlbs
-ffffffff81e203f0 t gfx_v9_0_ring_get_rptr_compute
-ffffffff81e20420 t gfx_v9_0_ring_get_wptr_compute
-ffffffff81e20490 t gfx_v9_0_ring_set_wptr_compute
-ffffffff81e204f0 t gfx_v9_0_ring_emit_fence_kiq
-ffffffff81e20930 t gfx_v9_0_ring_test_ring
-ffffffff81e20b60 t gfx_v9_0_ring_emit_rreg
-ffffffff81e20e00 t gfx_v9_0_ring_emit_wreg
-ffffffff81e21040 t gfx_v9_0_ring_emit_reg_wait
-ffffffff81e21090 t gfx_v9_0_ring_emit_reg_write_reg_wait
-ffffffff81e21130 t gfx_v9_0_wait_reg_mem
-ffffffff81e21460 t gfx_v9_0_ring_get_rptr_gfx
-ffffffff81e21490 t gfx_v9_0_ring_get_wptr_gfx
-ffffffff81e215a0 t gfx_v9_0_ring_set_wptr_gfx
-ffffffff81e216d0 t gfx_v9_0_ring_emit_ib_gfx
-ffffffff81e21bf0 t gfx_v9_0_ring_emit_fence
-ffffffff81e21fb0 t gfx_v9_0_ring_emit_pipeline_sync
-ffffffff81e22010 t gfx_v9_0_ring_emit_vm_flush
-ffffffff81e22120 t gfx_v9_0_ring_emit_hdp_flush
-ffffffff81e221f0 t gfx_v9_0_ring_emit_gds_switch
-ffffffff81e222d0 t gfx_v9_0_ring_test_ib
-ffffffff81e22480 t gfx_v9_0_ring_emit_init_cond_exec
-ffffffff81e226b0 t gfx_v9_0_ring_emit_patch_cond_exec
-ffffffff81e22780 t gfx_v9_ring_emit_sb
-ffffffff81e22870 t gfx_v9_ring_emit_cntxcntl
-ffffffff81e22c70 t gfx_v9_0_ring_emit_frame_cntl
-ffffffff81e22d80 t gfx_v9_0_ring_soft_recovery
-ffffffff81e22df0 t gfx_v9_0_emit_mem_sync
-ffffffff81e230b0 t gfx_v9_0_write_data_to_reg
-ffffffff81e232c0 t gfx_v9_0_ring_emit_ib_compute
-ffffffff81e235f0 t gfx_v9_0_emit_wave_limit
-ffffffff81e237c0 t gfx_v9_0_set_eop_interrupt_state
-ffffffff81e23990 t gfx_v9_0_eop_irq
-ffffffff81e23ac0 t gfx_v9_0_set_compute_eop_interrupt_state
-ffffffff81e23c70 t gfx_v9_0_set_priv_reg_fault_state
-ffffffff81e23d90 t gfx_v9_0_priv_reg_irq
-ffffffff81e23eb0 t gfx_v9_0_set_priv_inst_fault_state
-ffffffff81e23fd0 t gfx_v9_0_priv_inst_irq
-ffffffff81e240f0 t gfx_v9_0_set_cp_ecc_error_state
-ffffffff81e24920 t gfx_v9_0_is_rlc_enabled
-ffffffff81e249a0 t gfx_v9_0_set_safe_mode
-ffffffff81e24af0 t gfx_v9_0_unset_safe_mode
-ffffffff81e24b60 t gfx_v9_0_rlc_init
-ffffffff81e25370 t gfx_v9_0_get_csb_size
-ffffffff81e253d0 t gfx_v9_0_get_csb_buffer
-ffffffff81e25520 t gfx_v9_0_cp_jump_table_num
-ffffffff81e25570 t gfx_v9_0_rlc_resume
-ffffffff81e26310 t gfx_v9_0_rlc_stop
-ffffffff81e267b0 t gfx_v9_0_rlc_reset
-ffffffff81e26940 t gfx_v9_0_rlc_start
-ffffffff81e26a80 t gfx_v9_0_update_spm_vmid
-ffffffff81e26bb0 t gfx_v9_0_is_rlcg_access_range
-ffffffff81e26c00 t gfx_v9_0_init_always_on_cu_mask
-ffffffff81e26f60 t gfx_v9_0_init_csb
-ffffffff81e270f0 t gfx_v9_0_enable_lbpw
-ffffffff81e271e0 t gfx_v9_0_enable_gui_idle_interrupt
-ffffffff81e272e0 t amdgpu_bo_unreserve
-ffffffff81e273c0 t gfx_v9_0_get_gpu_clock_counter
-ffffffff81e27b40 t gfx_v9_0_read_wave_data
-ffffffff81e27d80 t gfx_v9_0_read_wave_vgprs
-ffffffff81e27da0 t gfx_v9_0_read_wave_sgprs
-ffffffff81e27df0 t gfx_v9_0_select_me_pipe_q
-ffffffff81e27e10 t wave_read_ind
-ffffffff81e27f20 t wave_read_regs
-ffffffff81e28090 t gfx_v9_0_cp_gfx_enable
-ffffffff81e28170 t amdgpu_bo_reserve
-ffffffff81e282f0 t gfx_v9_0_kiq_init_register
-ffffffff81e28f70 t gfx_v9_0_mqd_init
-ffffffff81e294b0 t gfx_v9_0_update_medium_grain_clock_gating
-ffffffff81e299c0 t gfx_v9_0_update_3d_clock_gating
-ffffffff81e29da0 t gfx_v9_0_update_coarse_grain_clock_gating
-ffffffff81e2b000 t gfx_v9_4_ras_error_inject
-ffffffff81e2b130 t gfx_v9_4_query_ras_error_count
-ffffffff81e2bef0 t gfx_v9_4_query_ras_error_status
-ffffffff81e2c0c0 t gfx_v9_4_reset_ras_error_count
-ffffffff81e2d000 T gfx_v9_4_2_do_edc_gpr_workarounds
-ffffffff81e2d790 T gfx_v9_4_2_init_golden_registers
-ffffffff81e2d830 T gfx_v9_4_2_debug_trap_config_init
-ffffffff81e2d8d0 T gfx_v9_4_2_set_power_brake_sequence
-ffffffff81e2daa0 t gfx_v9_4_2_ras_error_inject
-ffffffff81e2dbd0 t gfx_v9_4_2_query_ras_error_count
-ffffffff81e2dc80 t gfx_v9_4_2_query_ras_error_status
-ffffffff81e2e4d0 t gfx_v9_4_2_reset_ras_error_count
-ffffffff81e2e530 t gfx_v9_4_2_reset_ras_error_status
-ffffffff81e2e9f0 t gfx_v9_4_2_enable_watchdog_timer
-ffffffff81e2ec10 t gfx_v9_4_2_query_uctl2_poison_status
-ffffffff81e2ec90 t gfx_v9_4_2_run_shader
-ffffffff81e2f010 t gfx_v9_4_2_wait_for_waves_assigned
-ffffffff81e2f650 t gfx_v9_4_2_query_sram_edc_count
-ffffffff81e2f9a0 t gfx_v9_4_2_query_utc_edc_count
-ffffffff81e2fb80 t wave_read_ind
-ffffffff81e30000 t gfxhub_v1_0_get_mc_fb_offset
-ffffffff81e30090 t gfxhub_v1_0_setup_vm_pt_regs
-ffffffff81e301d0 t gfxhub_v1_0_gart_enable
-ffffffff81e316c0 t gfxhub_v1_0_gart_disable
-ffffffff81e31950 t gfxhub_v1_0_set_fault_enable_default
-ffffffff81e31a40 t gfxhub_v1_0_init
-ffffffff81e32000 T gfxhub_v1_1_get_xgmi_info
-ffffffff81e33000 t gfxhub_v2_0_get_fb_location
-ffffffff81e33090 t gfxhub_v2_0_get_mc_fb_offset
-ffffffff81e33120 t gfxhub_v2_0_setup_vm_pt_regs
-ffffffff81e33260 t gfxhub_v2_0_gart_enable
-ffffffff81e34460 t gfxhub_v2_0_gart_disable
-ffffffff81e346a0 t gfxhub_v2_0_set_fault_enable_default
-ffffffff81e34790 t gfxhub_v2_0_init
-ffffffff81e34860 t gfxhub_v2_0_print_l2_protection_fault_status
-ffffffff81e34a40 t gfxhub_v2_0_get_invalidate_req
-ffffffff81e35000 t gfxhub_v2_1_get_fb_location
-ffffffff81e35090 t gfxhub_v2_1_get_mc_fb_offset
-ffffffff81e35120 t gfxhub_v2_1_setup_vm_pt_regs
-ffffffff81e35260 t gfxhub_v2_1_gart_enable
-ffffffff81e36540 t gfxhub_v2_1_gart_disable
-ffffffff81e367c0 t gfxhub_v2_1_set_fault_enable_default
-ffffffff81e368d0 t gfxhub_v2_1_init
-ffffffff81e369a0 t gfxhub_v2_1_get_xgmi_info
-ffffffff81e36ad0 t gfxhub_v2_1_utcl2_harvest
-ffffffff81e36cb0 t gfxhub_v2_1_save_regs
-ffffffff81e376e0 t gfxhub_v2_1_restore_regs
-ffffffff81e382c0 t gfxhub_v2_1_halt
-ffffffff81e38680 t gfxhub_v2_1_print_l2_protection_fault_status
-ffffffff81e38860 t gfxhub_v2_1_get_invalidate_req
-ffffffff81e39000 t gfxhub_v3_0_get_fb_location
-ffffffff81e39090 t gfxhub_v3_0_get_mc_fb_offset
-ffffffff81e39120 t gfxhub_v3_0_setup_vm_pt_regs
-ffffffff81e39260 t gfxhub_v3_0_gart_enable
-ffffffff81e3a4e0 t gfxhub_v3_0_gart_disable
-ffffffff81e3a760 t gfxhub_v3_0_set_fault_enable_default
-ffffffff81e3ab00 t gfxhub_v3_0_init
-ffffffff81e3abd0 t gfxhub_v3_0_print_l2_protection_fault_status
-ffffffff81e3adb0 t gfxhub_v3_0_get_invalidate_req
-ffffffff81e3b000 t gfxhub_v3_0_3_get_fb_location
-ffffffff81e3b090 t gfxhub_v3_0_3_get_mc_fb_offset
-ffffffff81e3b120 t gfxhub_v3_0_3_setup_vm_pt_regs
-ffffffff81e3b260 t gfxhub_v3_0_3_gart_enable
-ffffffff81e3c4f0 t gfxhub_v3_0_3_gart_disable
-ffffffff81e3c790 t gfxhub_v3_0_3_set_fault_enable_default
-ffffffff81e3c8a0 t gfxhub_v3_0_3_init
-ffffffff81e3c970 t gfxhub_v3_0_3_print_l2_protection_fault_status
-ffffffff81e3cb50 t gfxhub_v3_0_3_get_invalidate_req
-ffffffff81e3d000 t gmc_v10_0_early_init
-ffffffff81e3d1f0 t gmc_v10_0_late_init
-ffffffff81e3d260 t gmc_v10_0_sw_init
-ffffffff81e3d680 t gmc_v10_0_sw_fini
-ffffffff81e3d6d0 t gmc_v10_0_hw_init
-ffffffff81e3d8a0 t gmc_v10_0_hw_fini
-ffffffff81e3d940 t gmc_v10_0_suspend
-ffffffff81e3d9e0 t gmc_v10_0_resume
-ffffffff81e3da40 t gmc_v10_0_is_idle
-ffffffff81e3da70 t gmc_v10_0_wait_for_idle
-ffffffff81e3daa0 t gmc_v10_0_soft_reset
-ffffffff81e3dad0 t gmc_v10_0_set_clockgating_state
-ffffffff81e3db80 t gmc_v10_0_set_powergating_state
-ffffffff81e3dbb0 t gmc_v10_0_get_clockgating_state
-ffffffff81e3dc50 t gmc_v10_0_flush_gpu_tlb
-ffffffff81e3df00 t gmc_v10_0_flush_gpu_tlb_pasid
-ffffffff81e3e120 t gmc_v10_0_emit_flush_gpu_tlb
-ffffffff81e3e2d0 t gmc_v10_0_emit_pasid_mapping
-ffffffff81e3e340 t gmc_v10_0_map_mtype
-ffffffff81e3e390 t gmc_v10_0_get_vm_pde
-ffffffff81e3e480 t gmc_v10_0_get_vm_pte
-ffffffff81e3e530 t gmc_v10_0_get_vbios_fb_size
-ffffffff81e3e6a0 t gmc_v10_0_flush_vm_hub
-ffffffff81e3eb00 t gmc_v10_0_vm_fault_interrupt_state
-ffffffff81e3eb70 t gmc_v10_0_process_interrupt
-ffffffff81e3ee30 t gmc_v10_0_ecc_interrupt_state
-ffffffff81e3f000 t gmc_v11_0_early_init
-ffffffff81e3f230 t gmc_v11_0_late_init
-ffffffff81e3f2a0 t gmc_v11_0_sw_init
-ffffffff81e3f5c0 t gmc_v11_0_sw_fini
-ffffffff81e3f610 t gmc_v11_0_hw_init
-ffffffff81e3f750 t gmc_v11_0_hw_fini
-ffffffff81e3f7e0 t gmc_v11_0_suspend
-ffffffff81e3f870 t gmc_v11_0_resume
-ffffffff81e3f8d0 t gmc_v11_0_is_idle
-ffffffff81e3f900 t gmc_v11_0_wait_for_idle
-ffffffff81e3f930 t gmc_v11_0_soft_reset
-ffffffff81e3f960 t gmc_v11_0_set_clockgating_state
-ffffffff81e3f9e0 t gmc_v11_0_set_powergating_state
-ffffffff81e3fa10 t gmc_v11_0_get_clockgating_state
-ffffffff81e3fa50 t gmc_v11_0_flush_gpu_tlb
-ffffffff81e3ff20 t gmc_v11_0_flush_gpu_tlb_pasid
-ffffffff81e40110 t gmc_v11_0_emit_flush_gpu_tlb
-ffffffff81e402c0 t gmc_v11_0_emit_pasid_mapping
-ffffffff81e40330 t gmc_v11_0_map_mtype
-ffffffff81e40380 t gmc_v11_0_get_vm_pde
-ffffffff81e40480 t gmc_v11_0_get_vm_pte
-ffffffff81e40530 t gmc_v11_0_get_vbios_fb_size
-ffffffff81e40560 t gmc_v11_0_vm_fault_interrupt_state
-ffffffff81e405d0 t gmc_v11_0_process_interrupt
-ffffffff81e407f0 t gmc_v11_0_ecc_interrupt_state
-ffffffff81e41000 t gmc_v7_0_early_init
-ffffffff81e41090 t gmc_v7_0_late_init
-ffffffff81e410e0 t gmc_v7_0_sw_init
-ffffffff81e415e0 t gmc_v7_0_sw_fini
-ffffffff81e41690 t gmc_v7_0_hw_init
-ffffffff81e42040 t gmc_v7_0_hw_fini
-ffffffff81e42100 t gmc_v7_0_suspend
-ffffffff81e42140 t gmc_v7_0_resume
-ffffffff81e421a0 t gmc_v7_0_is_idle
-ffffffff81e421f0 t gmc_v7_0_wait_for_idle
-ffffffff81e42290 t gmc_v7_0_soft_reset
-ffffffff81e424f0 t gmc_v7_0_set_clockgating_state
-ffffffff81e42750 t gmc_v7_0_set_powergating_state
-ffffffff81e42780 t gmc_v7_0_flush_gpu_tlb
-ffffffff81e427b0 t gmc_v7_0_flush_gpu_tlb_pasid
-ffffffff81e42870 t gmc_v7_0_emit_flush_gpu_tlb
-ffffffff81e42900 t gmc_v7_0_emit_pasid_mapping
-ffffffff81e42930 t gmc_v7_0_set_prt
-ffffffff81e42af0 t gmc_v7_0_get_vm_pde
-ffffffff81e42b50 t gmc_v7_0_get_vm_pte
-ffffffff81e42b90 t gmc_v7_0_get_vbios_fb_size
-ffffffff81e42c00 t gmc_v7_0_vm_fault_interrupt_state
-ffffffff81e42cd0 t gmc_v7_0_process_interrupt
-ffffffff81e43000 t gmc_v8_0_early_init
-ffffffff81e43090 t gmc_v8_0_late_init
-ffffffff81e430e0 t gmc_v8_0_sw_init
-ffffffff81e43760 t gmc_v8_0_sw_fini
-ffffffff81e43810 t gmc_v8_0_hw_init
-ffffffff81e444c0 t gmc_v8_0_hw_fini
-ffffffff81e44580 t gmc_v8_0_suspend
-ffffffff81e445c0 t gmc_v8_0_resume
-ffffffff81e44620 t gmc_v8_0_is_idle
-ffffffff81e44670 t gmc_v8_0_wait_for_idle
-ffffffff81e44710 t gmc_v8_0_check_soft_reset
-ffffffff81e44780 t gmc_v8_0_pre_soft_reset
-ffffffff81e448f0 t gmc_v8_0_soft_reset
-ffffffff81e449c0 t gmc_v8_0_post_soft_reset
-ffffffff81e44a30 t gmc_v8_0_set_clockgating_state
-ffffffff81e44ff0 t gmc_v8_0_set_powergating_state
-ffffffff81e45020 t gmc_v8_0_get_clockgating_state
-ffffffff81e45090 t gmc_v8_0_flush_gpu_tlb
-ffffffff81e450c0 t gmc_v8_0_flush_gpu_tlb_pasid
-ffffffff81e45180 t gmc_v8_0_emit_flush_gpu_tlb
-ffffffff81e45210 t gmc_v8_0_emit_pasid_mapping
-ffffffff81e45240 t gmc_v8_0_set_prt
-ffffffff81e45400 t gmc_v8_0_get_vm_pde
-ffffffff81e45460 t gmc_v8_0_get_vm_pte
-ffffffff81e454b0 t gmc_v8_0_get_vbios_fb_size
-ffffffff81e45520 t gmc_v8_0_vm_fault_interrupt_state
-ffffffff81e455f0 t gmc_v8_0_process_interrupt
-ffffffff81e46000 T gmc_v9_0_restore_registers
-ffffffff81e46150 t gmc_v9_0_early_init
-ffffffff81e46500 t gmc_v9_0_late_init
-ffffffff81e46610 t gmc_v9_0_sw_init
-ffffffff81e46cc0 t gmc_v9_0_sw_fini
-ffffffff81e46d30 t gmc_v9_0_hw_init
-ffffffff81e47130 t gmc_v9_0_hw_fini
-ffffffff81e471f0 t gmc_v9_0_suspend
-ffffffff81e472b0 t gmc_v9_0_resume
-ffffffff81e47310 t gmc_v9_0_is_idle
-ffffffff81e47340 t gmc_v9_0_wait_for_idle
-ffffffff81e47370 t gmc_v9_0_soft_reset
-ffffffff81e473a0 t gmc_v9_0_set_clockgating_state
-ffffffff81e47400 t gmc_v9_0_set_powergating_state
-ffffffff81e47430 t gmc_v9_0_get_clockgating_state
-ffffffff81e47470 t gmc_v9_0_flush_gpu_tlb
-ffffffff81e47ab0 t gmc_v9_0_flush_gpu_tlb_pasid
-ffffffff81e47d80 t gmc_v9_0_emit_flush_gpu_tlb
-ffffffff81e47f50 t gmc_v9_0_emit_pasid_mapping
-ffffffff81e47fc0 t gmc_v9_0_map_mtype
-ffffffff81e48000 t gmc_v9_0_get_vm_pde
-ffffffff81e48100 t gmc_v9_0_get_vm_pte
-ffffffff81e481d0 t gmc_v9_0_get_vbios_fb_size
-ffffffff81e48360 t gmc_v9_0_vm_fault_interrupt_state
-ffffffff81e486e0 t gmc_v9_0_process_interrupt
-ffffffff81e48d20 t gmc_v9_0_ecc_interrupt_state
-ffffffff81e49000 t hdp_v4_0_query_ras_error_count
-ffffffff81e490c0 t hdp_v4_0_reset_ras_error_count
-ffffffff81e491e0 t hdp_v4_0_flush_hdp
-ffffffff81e49230 t hdp_v4_0_invalidate_hdp
-ffffffff81e49300 t hdp_v4_0_update_clock_gating
-ffffffff81e49400 t hdp_v4_0_get_clockgating_state
-ffffffff81e49450 t hdp_v4_0_init_registers
-ffffffff81e4a000 t hdp_v5_0_flush_hdp
-ffffffff81e4a050 t hdp_v5_0_invalidate_hdp
-ffffffff81e4a0f0 t hdp_v5_0_update_clock_gating
-ffffffff81e4a4e0 t hdp_v5_0_get_clockgating_state
-ffffffff81e4a600 t hdp_v5_0_init_registers
-ffffffff81e4b000 t hdp_v5_2_flush_hdp
-ffffffff81e4b050 t hdp_v5_2_update_clock_gating
-ffffffff81e4b440 t hdp_v5_2_get_clockgating_state
-ffffffff81e4c000 t hdp_v6_0_flush_hdp
-ffffffff81e4c050 t hdp_v6_0_update_clock_gating
-ffffffff81e4c360 t hdp_v6_0_get_clockgating_state
-ffffffff81e4d000 t iceland_ih_early_init
-ffffffff81e4d050 t iceland_ih_sw_init
-ffffffff81e4d0b0 t iceland_ih_sw_fini
-ffffffff81e4d0f0 t iceland_ih_hw_init
-ffffffff81e4d320 t iceland_ih_hw_fini
-ffffffff81e4d3f0 t iceland_ih_suspend
-ffffffff81e4d4c0 t iceland_ih_resume
-ffffffff81e4d500 t iceland_ih_is_idle
-ffffffff81e4d550 t iceland_ih_wait_for_idle
-ffffffff81e4d5f0 t iceland_ih_soft_reset
-ffffffff81e4d6d0 t iceland_ih_set_clockgating_state
-ffffffff81e4d700 t iceland_ih_set_powergating_state
-ffffffff81e4d730 t iceland_ih_get_wptr
-ffffffff81e4d820 t iceland_ih_decode_iv
-ffffffff81e4d8a0 t iceland_ih_set_rptr
-ffffffff81e4e000 t ih_v6_0_early_init
-ffffffff81e4e050 t ih_v6_0_sw_init
-ffffffff81e4e1b0 t ih_v6_0_sw_fini
-ffffffff81e4e1f0 t ih_v6_0_hw_init
-ffffffff81e4e7a0 t ih_v6_0_hw_fini
-ffffffff81e4e800 t ih_v6_0_suspend
-ffffffff81e4e860 t ih_v6_0_resume
-ffffffff81e4e870 t ih_v6_0_is_idle
-ffffffff81e4e8a0 t ih_v6_0_wait_for_idle
-ffffffff81e4e8d0 t ih_v6_0_soft_reset
-ffffffff81e4e900 t ih_v6_0_set_clockgating_state
-ffffffff81e4ea20 t ih_v6_0_set_powergating_state
-ffffffff81e4eb90 t ih_v6_0_get_clockgating_state
-ffffffff81e4ec20 t ih_v6_0_get_wptr
-ffffffff81e4ed10 t ih_v6_0_set_rptr
-ffffffff81e4ede0 t ih_v6_0_self_irq
-ffffffff81e4ee50 t ih_v6_0_toggle_interrupts
-ffffffff81e4f030 t force_update_wptr_for_self_int
-ffffffff81e50000 t imu_v11_0_init_microcode
-ffffffff81e501f0 t imu_v11_0_load_microcode
-ffffffff81e50550 t imu_v11_0_setup
-ffffffff81e507d0 t imu_v11_0_start
-ffffffff81e508c0 t imu_v11_0_program_rlc_ram
-ffffffff81e50a70 t imu_v11_0_wait_for_reset_status
-ffffffff81e50bc0 t program_imu_rlc_ram
-ffffffff81e51000 T imu_v11_0_3_program_rlc_ram
-ffffffff81e52000 T jpeg_v1_0_early_init
-ffffffff81e52060 T jpeg_v1_0_sw_init
-ffffffff81e52130 T jpeg_v1_0_sw_fini
-ffffffff81e52150 T jpeg_v1_0_start
-ffffffff81e52bc0 t jpeg_v1_0_decode_ring_get_rptr
-ffffffff81e52c50 t jpeg_v1_0_decode_ring_get_wptr
-ffffffff81e52ce0 t jpeg_v1_0_decode_ring_set_wptr
-ffffffff81e52d50 t jpeg_v1_0_decode_ring_emit_ib
-ffffffff81e53660 t jpeg_v1_0_decode_ring_emit_fence
-ffffffff81e53fc0 t jpeg_v1_0_decode_ring_emit_vm_flush
-ffffffff81e54030 t jpeg_v1_0_decode_ring_nop
-ffffffff81e54190 t jpeg_v1_0_decode_ring_insert_start
-ffffffff81e54360 t jpeg_v1_0_decode_ring_insert_end
-ffffffff81e54530 t jpeg_v1_0_ring_begin_use
-ffffffff81e54630 t jpeg_v1_0_decode_ring_emit_wreg
-ffffffff81e54890 t jpeg_v1_0_decode_ring_emit_reg_wait
-ffffffff81e54cb0 t jpeg_v1_0_set_interrupt_state
-ffffffff81e54ce0 t jpeg_v1_0_process_interrupt
-ffffffff81e55000 T jpeg_v2_0_dec_ring_insert_start
-ffffffff81e551b0 T jpeg_v2_0_dec_ring_insert_end
-ffffffff81e55360 T jpeg_v2_0_dec_ring_emit_fence
-ffffffff81e55a50 T jpeg_v2_0_dec_ring_emit_ib
-ffffffff81e56240 T jpeg_v2_0_dec_ring_emit_reg_wait
-ffffffff81e56600 T jpeg_v2_0_dec_ring_emit_vm_flush
-ffffffff81e56670 T jpeg_v2_0_dec_ring_emit_wreg
-ffffffff81e568b0 T jpeg_v2_0_dec_ring_nop
-ffffffff81e56a10 t jpeg_v2_0_early_init
-ffffffff81e56a80 t jpeg_v2_0_sw_init
-ffffffff81e56b90 t jpeg_v2_0_sw_fini
-ffffffff81e56be0 t jpeg_v2_0_hw_init
-ffffffff81e56c60 t jpeg_v2_0_hw_fini
-ffffffff81e56d40 t jpeg_v2_0_suspend
-ffffffff81e56d70 t jpeg_v2_0_resume
-ffffffff81e56e00 t jpeg_v2_0_is_idle
-ffffffff81e56e80 t jpeg_v2_0_wait_for_idle
-ffffffff81e56f70 t jpeg_v2_0_set_clockgating_state
-ffffffff81e57020 t jpeg_v2_0_set_powergating_state
-ffffffff81e57820 t jpeg_v2_0_dec_ring_get_rptr
-ffffffff81e578b0 t jpeg_v2_0_dec_ring_get_wptr
-ffffffff81e57950 t jpeg_v2_0_dec_ring_set_wptr
-ffffffff81e579f0 t jpeg_v2_0_set_interrupt_state
-ffffffff81e57a20 t jpeg_v2_0_process_interrupt
-ffffffff81e57ab0 t jpeg_v2_0_enable_clock_gating
-ffffffff81e57c50 t jpeg_v2_0_disable_clock_gating
-ffffffff81e58000 t jpeg_v2_6_query_ras_poison_status
-ffffffff81e58140 t jpeg_v2_5_early_init
-ffffffff81e58410 t jpeg_v2_5_sw_init
-ffffffff81e58630 t jpeg_v2_5_sw_fini
-ffffffff81e58680 t jpeg_v2_5_hw_init
-ffffffff81e58770 t jpeg_v2_5_hw_fini
-ffffffff81e588b0 t jpeg_v2_5_suspend
-ffffffff81e588e0 t jpeg_v2_5_resume
-ffffffff81e589e0 t jpeg_v2_5_is_idle
-ffffffff81e58ae0 t jpeg_v2_5_wait_for_idle
-ffffffff81e58c10 t jpeg_v2_5_set_clockgating_state
-ffffffff81e58d80 t jpeg_v2_5_set_powergating_state
-ffffffff81e59470 t jpeg_v2_5_dec_ring_get_rptr
-ffffffff81e59510 t jpeg_v2_5_dec_ring_get_wptr
-ffffffff81e595c0 t jpeg_v2_5_dec_ring_set_wptr
-ffffffff81e59670 t jpeg_v2_6_dec_ring_insert_start
-ffffffff81e59830 t jpeg_v2_6_dec_ring_insert_end
-ffffffff81e599f0 t jpeg_v2_5_set_interrupt_state
-ffffffff81e59a20 t jpeg_v2_5_process_interrupt
-ffffffff81e59b00 t jpeg_v2_5_enable_clock_gating
-ffffffff81e59bd0 t jpeg_v2_5_disable_clock_gating
-ffffffff81e5a000 t jpeg_v3_0_early_init
-ffffffff81e5a0e0 t jpeg_v3_0_sw_init
-ffffffff81e5a1f0 t jpeg_v3_0_sw_fini
-ffffffff81e5a240 t jpeg_v3_0_hw_init
-ffffffff81e5a2c0 t jpeg_v3_0_hw_fini
-ffffffff81e5a3a0 t jpeg_v3_0_suspend
-ffffffff81e5a3d0 t jpeg_v3_0_resume
-ffffffff81e5a460 t jpeg_v3_0_is_idle
-ffffffff81e5a4e0 t jpeg_v3_0_wait_for_idle
-ffffffff81e5a5d0 t jpeg_v3_0_set_clockgating_state
-ffffffff81e5a680 t jpeg_v3_0_set_powergating_state
-ffffffff81e5af30 t jpeg_v3_0_dec_ring_get_rptr
-ffffffff81e5afc0 t jpeg_v3_0_dec_ring_get_wptr
-ffffffff81e5b060 t jpeg_v3_0_dec_ring_set_wptr
-ffffffff81e5b100 t jpeg_v3_0_set_interrupt_state
-ffffffff81e5b130 t jpeg_v3_0_process_interrupt
-ffffffff81e5b1c0 t jpeg_v3_0_enable_clock_gating
-ffffffff81e5b290 t jpeg_v3_0_disable_clock_gating
-ffffffff81e5c000 t jpeg_v4_0_early_init
-ffffffff81e5c080 t jpeg_v4_0_sw_init
-ffffffff81e5c190 t jpeg_v4_0_sw_fini
-ffffffff81e5c1e0 t jpeg_v4_0_hw_init
-ffffffff81e5c300 t jpeg_v4_0_hw_fini
-ffffffff81e5c3e0 t jpeg_v4_0_suspend
-ffffffff81e5c410 t jpeg_v4_0_resume
-ffffffff81e5c460 t jpeg_v4_0_is_idle
-ffffffff81e5c4e0 t jpeg_v4_0_wait_for_idle
-ffffffff81e5c5d0 t jpeg_v4_0_set_clockgating_state
-ffffffff81e5c680 t jpeg_v4_0_set_powergating_state
-ffffffff81e5ce90 t jpeg_v4_0_dec_ring_get_rptr
-ffffffff81e5cf20 t jpeg_v4_0_dec_ring_get_wptr
-ffffffff81e5cfc0 t jpeg_v4_0_dec_ring_set_wptr
-ffffffff81e5d060 t jpeg_v4_0_set_interrupt_state
-ffffffff81e5d090 t jpeg_v4_0_process_interrupt
-ffffffff81e5d130 t jpeg_v4_0_enable_clock_gating
-ffffffff81e5d2e0 t jpeg_v4_0_disable_clock_gating
-ffffffff81e5e000 t lsdma_v6_0_copy_mem
-ffffffff81e5e360 t lsdma_v6_0_fill_mem
-ffffffff81e5e640 t lsdma_v6_0_update_memory_power_gating
-ffffffff81e5f000 t mca_v3_0_mp0_query_ras_error_count
-ffffffff81e5f020 t mca_v3_0_ras_block_match
-ffffffff81e5f070 t mca_v3_0_mp1_query_ras_error_count
-ffffffff81e5f090 t mca_v3_0_mpio_query_ras_error_count
-ffffffff81e5f0b0 t mca_v3_0_init
-ffffffff81e60000 t mes_v10_0_late_init
-ffffffff81e60050 t mes_v10_1_sw_init
-ffffffff81e60660 t mes_v10_1_sw_fini
-ffffffff81e607e0 t mes_v10_1_hw_init
-ffffffff81e61080 t mes_v10_1_hw_fini
-ffffffff81e61140 t mes_v10_1_suspend
-ffffffff81e61220 t mes_v10_1_resume
-ffffffff81e61270 t mes_v10_1_kiq_hw_init
-ffffffff81e61680 t mes_v10_1_add_hw_queue
-ffffffff81e61800 t mes_v10_1_remove_hw_queue
-ffffffff81e61890 t mes_v10_1_unmap_legacy_queue
-ffffffff81e61980 t mes_v10_1_suspend_gang
-ffffffff81e619b0 t mes_v10_1_resume_gang
-ffffffff81e619e0 t mes_v10_1_submit_pkt_and_poll_completion
-ffffffff81e61be0 t mes_v10_1_load_microcode
-ffffffff81e623d0 t mes_v10_1_enable
-ffffffff81e62840 t mes_v10_1_queue_init
-ffffffff81e62ae0 t amdgpu_bo_unreserve
-ffffffff81e62bc0 t mes_v10_1_ring_get_rptr
-ffffffff81e62bf0 t mes_v10_1_ring_get_wptr
-ffffffff81e62c60 t mes_v10_1_ring_set_wptr
-ffffffff81e63000 t mes_v11_0_late_init
-ffffffff81e63070 t mes_v11_0_sw_init
-ffffffff81e63650 t mes_v11_0_sw_fini
-ffffffff81e63840 t mes_v11_0_hw_init
-ffffffff81e64050 t mes_v11_0_hw_fini
-ffffffff81e64080 t mes_v11_0_suspend
-ffffffff81e64090 t mes_v11_0_resume
-ffffffff81e640e0 t mes_v11_0_kiq_hw_init
-ffffffff81e642e0 t mes_v11_0_kiq_hw_fini
-ffffffff81e64720 t mes_v11_0_add_hw_queue
-ffffffff81e64920 t mes_v11_0_remove_hw_queue
-ffffffff81e649b0 t mes_v11_0_unmap_legacy_queue
-ffffffff81e64ab0 t mes_v11_0_suspend_gang
-ffffffff81e64ae0 t mes_v11_0_resume_gang
-ffffffff81e64b10 t mes_v11_0_misc_op
-ffffffff81e64c80 t mes_v11_0_submit_pkt_and_poll_completion
-ffffffff81e64ea0 t mes_v11_0_load_microcode
-ffffffff81e65600 t mes_v11_0_enable
-ffffffff81e65af0 t mes_v11_0_queue_init
-ffffffff81e66580 t amdgpu_bo_unreserve
-ffffffff81e66660 t mes_v11_0_mqd_init
-ffffffff81e66860 t mes_v11_0_ring_get_rptr
-ffffffff81e66890 t mes_v11_0_ring_get_wptr
-ffffffff81e66900 t mes_v11_0_ring_set_wptr
-ffffffff81e67000 t mmhub_v1_0_query_ras_error_count
-ffffffff81e67150 t mmhub_v1_0_reset_ras_error_count
-ffffffff81e67200 t mmhub_v1_0_get_fb_location
-ffffffff81e67310 t mmhub_v1_0_init
-ffffffff81e673c0 t mmhub_v1_0_gart_enable
-ffffffff81e686f0 t mmhub_v1_0_set_fault_enable_default
-ffffffff81e68800 t mmhub_v1_0_gart_disable
-ffffffff81e68a90 t mmhub_v1_0_set_clockgating
-ffffffff81e68f10 t mmhub_v1_0_get_clockgating
-ffffffff81e69030 t mmhub_v1_0_setup_vm_pt_regs
-ffffffff81e69170 t mmhub_v1_0_update_power_gating
-ffffffff81e6a000 t mmhub_v1_7_query_ras_error_count
-ffffffff81e6a150 t mmhub_v1_7_query_ras_error_status
-ffffffff81e6a230 t mmhub_v1_7_reset_ras_error_count
-ffffffff81e6a2d0 t mmhub_v1_7_reset_ras_error_status
-ffffffff81e6a3c0 t mmhub_v1_7_get_fb_location
-ffffffff81e6a4d0 t mmhub_v1_7_init
-ffffffff81e6a570 t mmhub_v1_7_gart_enable
-ffffffff81e6ba50 t mmhub_v1_7_set_fault_enable_default
-ffffffff81e6bb60 t mmhub_v1_7_gart_disable
-ffffffff81e6bdf0 t mmhub_v1_7_set_clockgating
-ffffffff81e6c170 t mmhub_v1_7_get_clockgating
-ffffffff81e6c290 t mmhub_v1_7_setup_vm_pt_regs
-ffffffff81e6d000 t mmhub_v2_0_init
-ffffffff81e6d0d0 t mmhub_v2_0_gart_enable
-ffffffff81e6e250 t mmhub_v2_0_set_fault_enable_default
-ffffffff81e6e360 t mmhub_v2_0_gart_disable
-ffffffff81e6e5e0 t mmhub_v2_0_set_clockgating
-ffffffff81e6e920 t mmhub_v2_0_get_clockgating
-ffffffff81e6eab0 t mmhub_v2_0_setup_vm_pt_regs
-ffffffff81e6ebf0 t mmhub_v2_0_print_l2_protection_fault_status
-ffffffff81e6ee50 t mmhub_v2_0_get_invalidate_req
-ffffffff81e6f000 t mmhub_v2_3_init
-ffffffff81e6f0e0 t mmhub_v2_3_gart_enable
-ffffffff81e70470 t mmhub_v2_3_set_fault_enable_default
-ffffffff81e70570 t mmhub_v2_3_gart_disable
-ffffffff81e70800 t mmhub_v2_3_set_clockgating
-ffffffff81e70c80 t mmhub_v2_3_get_clockgating
-ffffffff81e70e70 t mmhub_v2_3_setup_vm_pt_regs
-ffffffff81e70fb0 t mmhub_v2_3_print_l2_protection_fault_status
-ffffffff81e711d0 t mmhub_v2_3_get_invalidate_req
-ffffffff81e72000 t mmhub_v3_0_get_fb_location
-ffffffff81e72090 t mmhub_v3_0_get_mc_fb_offset
-ffffffff81e72120 t mmhub_v3_0_init
-ffffffff81e721f0 t mmhub_v3_0_gart_enable
-ffffffff81e73380 t mmhub_v3_0_set_fault_enable_default
-ffffffff81e73490 t mmhub_v3_0_gart_disable
-ffffffff81e73710 t mmhub_v3_0_set_clockgating
-ffffffff81e738e0 t mmhub_v3_0_get_clockgating
-ffffffff81e73990 t mmhub_v3_0_setup_vm_pt_regs
-ffffffff81e73ad0 t mmhub_v3_0_print_l2_protection_fault_status
-ffffffff81e73cf0 t mmhub_v3_0_get_invalidate_req
-ffffffff81e74000 t mmhub_v3_0_1_get_fb_location
-ffffffff81e74090 t mmhub_v3_0_1_get_mc_fb_offset
-ffffffff81e74120 t mmhub_v3_0_1_init
-ffffffff81e741f0 t mmhub_v3_0_1_gart_enable
-ffffffff81e75470 t mmhub_v3_0_1_set_fault_enable_default
-ffffffff81e75570 t mmhub_v3_0_1_gart_disable
-ffffffff81e75800 t mmhub_v3_0_1_set_clockgating
-ffffffff81e759c0 t mmhub_v3_0_1_get_clockgating
-ffffffff81e75a70 t mmhub_v3_0_1_setup_vm_pt_regs
-ffffffff81e75bb0 t mmhub_v3_0_1_print_l2_protection_fault_status
-ffffffff81e75dc0 t mmhub_v3_0_1_get_invalidate_req
-ffffffff81e76000 t mmhub_v3_0_2_get_fb_location
-ffffffff81e76090 t mmhub_v3_0_2_get_mc_fb_offset
-ffffffff81e76120 t mmhub_v3_0_2_init
-ffffffff81e761f0 t mmhub_v3_0_2_gart_enable
-ffffffff81e77370 t mmhub_v3_0_2_set_fault_enable_default
-ffffffff81e77480 t mmhub_v3_0_2_gart_disable
-ffffffff81e77700 t mmhub_v3_0_2_set_clockgating
-ffffffff81e77730 t mmhub_v3_0_2_get_clockgating
-ffffffff81e77760 t mmhub_v3_0_2_setup_vm_pt_regs
-ffffffff81e778a0 t mmhub_v3_0_2_print_l2_protection_fault_status
-ffffffff81e77aa0 t mmhub_v3_0_2_get_invalidate_req
-ffffffff81e78000 t mmhub_v9_4_query_ras_error_count
-ffffffff81e78150 t mmhub_v9_4_query_ras_error_status
-ffffffff81e78230 t mmhub_v9_4_reset_ras_error_count
-ffffffff81e78300 t mmhub_v9_4_get_fb_location
-ffffffff81e78410 t mmhub_v9_4_init
-ffffffff81e78560 t mmhub_v9_4_gart_enable
-ffffffff81e799f0 t mmhub_v9_4_set_fault_enable_default
-ffffffff81e79bd0 t mmhub_v9_4_gart_disable
-ffffffff81e79f30 t mmhub_v9_4_set_clockgating
-ffffffff81e7a3f0 t mmhub_v9_4_get_clockgating
-ffffffff81e7a520 t mmhub_v9_4_setup_vm_pt_regs
-ffffffff81e7a570 t mmhub_v9_4_setup_hubid_vm_pt_regs
-ffffffff81e7b000 T xgpu_ai_mailbox_set_irq_funcs
-ffffffff81e7b050 T xgpu_ai_mailbox_add_irq_id
-ffffffff81e7b0e0 T xgpu_ai_mailbox_get_irq
-ffffffff81e7b190 t xgpu_ai_mailbox_flr_work
-ffffffff81e7b3a0 T xgpu_ai_mailbox_put_irq
-ffffffff81e7b3e0 t xgpu_ai_request_full_gpu_access
-ffffffff81e7b400 t xgpu_ai_release_full_gpu_access
-ffffffff81e7b420 t xgpu_ai_request_init_data
-ffffffff81e7b480 t xgpu_ai_request_reset
-ffffffff81e7b530 t xgpu_ai_mailbox_trans_msg
-ffffffff81e7b760 t xgpu_ai_set_mailbox_ack_irq
-ffffffff81e7b7f0 t xgpu_ai_mailbox_ack_irq
-ffffffff81e7b840 t xgpu_ai_set_mailbox_rcv_irq
-ffffffff81e7b8d0 t xgpu_ai_mailbox_rcv_irq
-ffffffff81e7b9b0 t xgpu_ai_send_access_requests
-ffffffff81e7baa0 t xgpu_ai_poll_msg
-ffffffff81e7c000 T xgpu_nv_mailbox_set_irq_funcs
-ffffffff81e7c050 T xgpu_nv_mailbox_add_irq_id
-ffffffff81e7c0e0 T xgpu_nv_mailbox_get_irq
-ffffffff81e7c190 t xgpu_nv_mailbox_flr_work
-ffffffff81e7c3b0 T xgpu_nv_mailbox_put_irq
-ffffffff81e7c3f0 t xgpu_nv_request_full_gpu_access
-ffffffff81e7c410 t xgpu_nv_release_full_gpu_access
-ffffffff81e7c430 t xgpu_nv_request_init_data
-ffffffff81e7c450 t xgpu_nv_request_reset
-ffffffff81e7c550 t xgpu_nv_mailbox_trans_msg
-ffffffff81e7c6f0 t xgpu_nv_set_mailbox_ack_irq
-ffffffff81e7c770 t xgpu_nv_mailbox_ack_irq
-ffffffff81e7c7c0 t xgpu_nv_set_mailbox_rcv_irq
-ffffffff81e7c840 t xgpu_nv_mailbox_rcv_irq
-ffffffff81e7c8f0 t xgpu_nv_send_access_requests
-ffffffff81e7d000 T xgpu_vi_init_golden_registers
-ffffffff81e7d0c0 T xgpu_vi_mailbox_set_irq_funcs
-ffffffff81e7d110 T xgpu_vi_mailbox_add_irq_id
-ffffffff81e7d1a0 T xgpu_vi_mailbox_get_irq
-ffffffff81e7d250 t xgpu_vi_mailbox_flr_work
-ffffffff81e7d3a0 T xgpu_vi_mailbox_put_irq
-ffffffff81e7d3e0 t xgpu_vi_request_full_gpu_access
-ffffffff81e7d400 t xgpu_vi_release_full_gpu_access
-ffffffff81e7d420 t xgpu_vi_request_reset
-ffffffff81e7d440 t xgpu_vi_wait_reset_cmpl
-ffffffff81e7d520 t xgpu_vi_set_mailbox_ack_irq
-ffffffff81e7d5a0 t xgpu_vi_mailbox_ack_irq
-ffffffff81e7d5f0 t xgpu_vi_set_mailbox_rcv_irq
-ffffffff81e7d670 t xgpu_vi_mailbox_rcv_irq
-ffffffff81e7d720 t xgpu_vi_mailbox_rcv_msg
-ffffffff81e7d840 t xgpu_vi_send_access_requests
-ffffffff81e7e000 t navi10_ih_early_init
-ffffffff81e7e060 t navi10_ih_sw_init
-ffffffff81e7e1d0 t navi10_ih_sw_fini
-ffffffff81e7e210 t navi10_ih_hw_init
-ffffffff81e7e640 t navi10_ih_hw_fini
-ffffffff81e7e6a0 t navi10_ih_suspend
-ffffffff81e7e700 t navi10_ih_resume
-ffffffff81e7e710 t navi10_ih_is_idle
-ffffffff81e7e740 t navi10_ih_wait_for_idle
-ffffffff81e7e770 t navi10_ih_soft_reset
-ffffffff81e7e7a0 t navi10_ih_set_clockgating_state
-ffffffff81e7e8c0 t navi10_ih_set_powergating_state
-ffffffff81e7e8f0 t navi10_ih_get_clockgating_state
-ffffffff81e7e980 t navi10_ih_get_wptr
-ffffffff81e7ea90 t navi10_ih_set_rptr
-ffffffff81e7eb60 t navi10_ih_self_irq
-ffffffff81e7ebe0 t navi10_ih_toggle_interrupts
-ffffffff81e7ed70 t force_update_wptr_for_self_int
-ffffffff81e80000 t nbio_v2_3_get_hdp_flush_req_offset
-ffffffff81e80040 t nbio_v2_3_get_hdp_flush_done_offset
-ffffffff81e80080 t nbio_v2_3_get_pcie_index_offset
-ffffffff81e800c0 t nbio_v2_3_get_pcie_data_offset
-ffffffff81e80100 t nbio_v2_3_get_rev_id
-ffffffff81e80160 t nbio_v2_3_mc_access_enable
-ffffffff81e80210 t nbio_v2_3_get_memsize
-ffffffff81e80280 t nbio_v2_3_sdma_doorbell_range
-ffffffff81e80320 t nbio_v2_3_vcn_doorbell_range
-ffffffff81e803a0 t nbio_v2_3_enable_doorbell_aperture
-ffffffff81e80490 t nbio_v2_3_enable_doorbell_selfring_aperture
-ffffffff81e805f0 t nbio_v2_3_ih_doorbell_range
-ffffffff81e80700 t nbio_v2_3_update_medium_grain_clock_gating
-ffffffff81e807a0 t nbio_v2_3_update_medium_grain_light_sleep
-ffffffff81e80840 t nbio_v2_3_get_clockgating_state
-ffffffff81e808c0 t nbio_v2_3_ih_control
-ffffffff81e80a10 t nbio_v2_3_init_registers
-ffffffff81e80aa0 t nbio_v2_3_remap_hdp_registers
-ffffffff81e80bb0 t nbio_v2_3_enable_aspm
-ffffffff81e80c50 t nbio_v2_3_program_aspm
-ffffffff81e812e0 t nbio_v2_3_apply_lc_spc_mode_wa
-ffffffff81e81370 t nbio_v2_3_apply_l1_link_width_reconfig_wa
-ffffffff81e813e0 t nbio_v2_3_clear_doorbell_interrupt
-ffffffff81e82000 t nbio_v4_3_get_hdp_flush_req_offset
-ffffffff81e82040 t nbio_v4_3_get_hdp_flush_done_offset
-ffffffff81e82080 t nbio_v4_3_get_pcie_index_offset
-ffffffff81e820b0 t nbio_v4_3_get_pcie_data_offset
-ffffffff81e820f0 t nbio_v4_3_get_rev_id
-ffffffff81e82170 t nbio_v4_3_mc_access_enable
-ffffffff81e82220 t nbio_v4_3_get_memsize
-ffffffff81e82290 t nbio_v4_3_sdma_doorbell_range
-ffffffff81e82400 t nbio_v4_3_vcn_doorbell_range
-ffffffff81e825b0 t nbio_v4_3_gc_doorbell_init
-ffffffff81e826a0 t nbio_v4_3_enable_doorbell_aperture
-ffffffff81e82790 t nbio_v4_3_enable_doorbell_selfring_aperture
-ffffffff81e828f0 t nbio_v4_3_ih_doorbell_range
-ffffffff81e82a10 t nbio_v4_3_update_medium_grain_clock_gating
-ffffffff81e82b50 t nbio_v4_3_update_medium_grain_light_sleep
-ffffffff81e82c80 t nbio_v4_3_get_clockgating_state
-ffffffff81e82d90 t nbio_v4_3_ih_control
-ffffffff81e82ee0 t nbio_v4_3_init_registers
-ffffffff81e82ff0 t nbio_v4_3_remap_hdp_registers
-ffffffff81e83100 t nbio_v4_3_program_aspm
-ffffffff81e83da0 t nbio_v4_3_get_rom_offset
-ffffffff81e83e30 t nbio_v4_3_sriov_sdma_doorbell_range
-ffffffff81e83e60 t nbio_v4_3_sriov_vcn_doorbell_range
-ffffffff81e83e90 t nbio_v4_3_sriov_gc_doorbell_init
-ffffffff81e83ec0 t nbio_v4_3_sriov_ih_doorbell_range
-ffffffff81e84000 t nbio_v6_1_get_hdp_flush_req_offset
-ffffffff81e84040 t nbio_v6_1_get_hdp_flush_done_offset
-ffffffff81e84080 t nbio_v6_1_get_pcie_index_offset
-ffffffff81e840c0 t nbio_v6_1_get_pcie_data_offset
-ffffffff81e84100 t nbio_v6_1_get_rev_id
-ffffffff81e84180 t nbio_v6_1_mc_access_enable
-ffffffff81e84230 t nbio_v6_1_get_memsize
-ffffffff81e842a0 t nbio_v6_1_sdma_doorbell_range
-ffffffff81e84330 t nbio_v6_1_enable_doorbell_aperture
-ffffffff81e84420 t nbio_v6_1_enable_doorbell_selfring_aperture
-ffffffff81e84580 t nbio_v6_1_ih_doorbell_range
-ffffffff81e84690 t nbio_v6_1_update_medium_grain_clock_gating
-ffffffff81e84730 t nbio_v6_1_update_medium_grain_light_sleep
-ffffffff81e847d0 t nbio_v6_1_get_clockgating_state
-ffffffff81e84850 t nbio_v6_1_ih_control
-ffffffff81e849a0 t nbio_v6_1_init_registers
-ffffffff81e84a70 t nbio_v6_1_remap_hdp_registers
-ffffffff81e84b80 t nbio_v6_1_program_aspm
-ffffffff81e85000 t nbio_v7_0_get_hdp_flush_req_offset
-ffffffff81e85040 t nbio_v7_0_get_hdp_flush_done_offset
-ffffffff81e85080 t nbio_v7_0_get_pcie_index_offset
-ffffffff81e850c0 t nbio_v7_0_get_pcie_data_offset
-ffffffff81e85100 t nbio_v7_0_get_rev_id
-ffffffff81e85180 t nbio_v7_0_mc_access_enable
-ffffffff81e85230 t nbio_v7_0_get_memsize
-ffffffff81e852a0 t nbio_v7_0_sdma_doorbell_range
-ffffffff81e85330 t nbio_v7_0_vcn_doorbell_range
-ffffffff81e853b0 t nbio_v7_0_enable_doorbell_aperture
-ffffffff81e854a0 t nbio_v7_0_enable_doorbell_selfring_aperture
-ffffffff81e854d0 t nbio_v7_0_ih_doorbell_range
-ffffffff81e855e0 t nbio_v7_0_update_medium_grain_clock_gating
-ffffffff81e85710 t nbio_v7_0_update_medium_grain_light_sleep
-ffffffff81e857b0 t nbio_v7_0_get_clockgating_state
-ffffffff81e85830 t nbio_v7_0_ih_control
-ffffffff81e85980 t nbio_v7_0_init_registers
-ffffffff81e859d0 t nbio_v7_0_remap_hdp_registers
-ffffffff81e85ae0 t nbio_7_0_read_syshub_ind_mmr
-ffffffff81e85bb0 t nbio_7_0_write_syshub_ind_mmr
-ffffffff81e86000 t nbio_v7_2_get_hdp_flush_req_offset
-ffffffff81e86040 t nbio_v7_2_get_hdp_flush_done_offset
-ffffffff81e86080 t nbio_v7_2_get_pcie_index_offset
-ffffffff81e860c0 t nbio_v7_2_get_pcie_data_offset
-ffffffff81e86100 t nbio_v7_2_get_pcie_port_index_offset
-ffffffff81e86130 t nbio_v7_2_get_pcie_port_data_offset
-ffffffff81e86170 t nbio_v7_2_get_rev_id
-ffffffff81e86250 t nbio_v7_2_mc_access_enable
-ffffffff81e86390 t nbio_v7_2_get_memsize
-ffffffff81e86400 t nbio_v7_2_sdma_doorbell_range
-ffffffff81e864a0 t nbio_v7_2_vcn_doorbell_range
-ffffffff81e86520 t nbio_v7_2_enable_doorbell_aperture
-ffffffff81e86600 t nbio_v7_2_enable_doorbell_selfring_aperture
-ffffffff81e86760 t nbio_v7_2_ih_doorbell_range
-ffffffff81e867f0 t nbio_v7_2_update_medium_grain_clock_gating
-ffffffff81e868b0 t nbio_v7_2_update_medium_grain_light_sleep
-ffffffff81e86a40 t nbio_v7_2_get_clockgating_state
-ffffffff81e86ad0 t nbio_v7_2_ih_control
-ffffffff81e86c20 t nbio_v7_2_init_registers
-ffffffff81e86de0 t nbio_v7_2_remap_hdp_registers
-ffffffff81e87000 t nbio_v7_4_query_ras_error_count
-ffffffff81e871a0 t nbio_v7_4_handle_ras_controller_intr_no_bifring
-ffffffff81e873e0 t nbio_v7_4_handle_ras_err_event_athub_intr_no_bifring
-ffffffff81e87590 t nbio_v7_4_init_ras_controller_interrupt
-ffffffff81e875d0 t nbio_v7_4_init_ras_err_event_athub_interrupt
-ffffffff81e87610 t nbio_v7_4_get_hdp_flush_req_offset
-ffffffff81e87650 t nbio_v7_4_get_hdp_flush_done_offset
-ffffffff81e87690 t nbio_v7_4_get_pcie_index_offset
-ffffffff81e876d0 t nbio_v7_4_get_pcie_data_offset
-ffffffff81e87710 t nbio_v7_4_get_rev_id
-ffffffff81e877d0 t nbio_v7_4_mc_access_enable
-ffffffff81e87880 t nbio_v7_4_get_memsize
-ffffffff81e878f0 t nbio_v7_4_sdma_doorbell_range
-ffffffff81e879c0 t nbio_v7_4_vcn_doorbell_range
-ffffffff81e87a60 t nbio_v7_4_enable_doorbell_aperture
-ffffffff81e87b50 t nbio_v7_4_enable_doorbell_selfring_aperture
-ffffffff81e87cb0 t nbio_v7_4_ih_doorbell_range
-ffffffff81e87dc0 t nbio_v7_4_enable_doorbell_interrupt
-ffffffff81e87f00 t nbio_v7_4_update_medium_grain_clock_gating
-ffffffff81e87f30 t nbio_v7_4_update_medium_grain_light_sleep
-ffffffff81e87fd0 t nbio_v7_4_get_clockgating_state
-ffffffff81e88050 t nbio_v7_4_ih_control
-ffffffff81e881a0 t nbio_v7_4_init_registers
-ffffffff81e88290 t nbio_v7_4_remap_hdp_registers
-ffffffff81e883a0 t nbio_v7_4_program_aspm
-ffffffff81e887b0 t nbio_v7_4_set_ras_controller_irq_state
-ffffffff81e88940 t nbio_v7_4_process_ras_controller_irq
-ffffffff81e88970 t nbio_v7_4_set_ras_err_event_athub_irq_state
-ffffffff81e88b00 t nbio_v7_4_process_err_event_athub_irq
-ffffffff81e89000 t nbio_v7_7_get_hdp_flush_req_offset
-ffffffff81e89040 t nbio_v7_7_get_hdp_flush_done_offset
-ffffffff81e89080 t nbio_v7_7_get_pcie_index_offset
-ffffffff81e890c0 t nbio_v7_7_get_pcie_data_offset
-ffffffff81e89100 t nbio_v7_7_get_pcie_port_index_offset
-ffffffff81e89130 t nbio_v7_7_get_pcie_port_data_offset
-ffffffff81e89170 t nbio_v7_7_get_rev_id
-ffffffff81e891f0 t nbio_v7_7_mc_access_enable
-ffffffff81e892a0 t nbio_v7_7_get_memsize
-ffffffff81e89310 t nbio_v7_7_sdma_doorbell_range
-ffffffff81e893a0 t nbio_v7_7_vcn_doorbell_range
-ffffffff81e89420 t nbio_v7_7_enable_doorbell_aperture
-ffffffff81e89500 t nbio_v7_7_enable_doorbell_selfring_aperture
-ffffffff81e89660 t nbio_v7_7_ih_doorbell_range
-ffffffff81e89770 t nbio_v7_7_update_medium_grain_clock_gating
-ffffffff81e898b0 t nbio_v7_7_update_medium_grain_light_sleep
-ffffffff81e89ac0 t nbio_v7_7_get_clockgating_state
-ffffffff81e89bd0 t nbio_v7_7_ih_control
-ffffffff81e89d20 t nbio_v7_7_init_registers
-ffffffff81e89e20 t nbio_v7_7_remap_hdp_registers
-ffffffff81e8a000 T nv_grbm_select
-ffffffff81e8a0a0 T nv_set_virt_ops
-ffffffff81e8a0e0 t nv_common_early_init
-ffffffff81e8a4d0 t nv_common_late_init
-ffffffff81e8a540 t nv_common_sw_init
-ffffffff81e8a580 t nv_common_sw_fini
-ffffffff81e8a5b0 t nv_common_hw_init
-ffffffff81e8a6c0 t nv_common_hw_fini
-ffffffff81e8a720 t nv_common_suspend
-ffffffff81e8a780 t nv_common_resume
-ffffffff81e8a7c0 t nv_common_is_idle
-ffffffff81e8a7f0 t nv_common_wait_for_idle
-ffffffff81e8a820 t nv_common_soft_reset
-ffffffff81e8a850 t nv_common_set_clockgating_state
-ffffffff81e8a920 t nv_common_set_powergating_state
-ffffffff81e8a950 t nv_common_get_clockgating_state
-ffffffff81e8a9c0 t nv_pcie_rreg
-ffffffff81e8aa20 t nv_pcie_wreg
-ffffffff81e8aa80 t nv_pcie_rreg64
-ffffffff81e8aae0 t nv_pcie_wreg64
-ffffffff81e8ab40 t nv_didt_rreg
-ffffffff81e8abe0 t nv_didt_wreg
-ffffffff81e8ac60 t nv_read_disabled_bios
-ffffffff81e8ac90 t nv_read_register
-ffffffff81e8ad70 t nv_vga_set_state
-ffffffff81e8ada0 t nv_asic_reset
-ffffffff81e8aee0 t nv_asic_reset_method
-ffffffff81e8afd0 t nv_get_xclk
-ffffffff81e8b000 t nv_set_uvd_clocks
-ffffffff81e8b030 t nv_set_vce_clocks
-ffffffff81e8b060 t nv_get_config_memsize
-ffffffff81e8b080 t nv_need_full_reset
-ffffffff81e8b0b0 t nv_init_doorbell_index
-ffffffff81e8b1e0 t nv_need_reset_on_init
-ffffffff81e8b270 t nv_get_pcie_replay_count
-ffffffff81e8b2a0 t nv_pre_asic_init
-ffffffff81e8b2d0 t nv_update_umd_stable_pstate
-ffffffff81e8b390 t nv_query_video_codecs
-ffffffff81e8c000 T psp_v10_0_set_psp_funcs
-ffffffff81e8c030 t psp_v10_0_init_microcode
-ffffffff81e8c2a0 t psp_v10_0_ring_init
-ffffffff81e8c320 t psp_v10_0_ring_create
-ffffffff81e8c630 t psp_v10_0_ring_stop
-ffffffff81e8c820 t psp_v10_0_ring_destroy
-ffffffff81e8c8a0 t psp_v10_0_mode1_reset
-ffffffff81e8c8f0 t psp_v10_0_ring_get_wptr
-ffffffff81e8c950 t psp_v10_0_ring_set_wptr
-ffffffff81e8d000 T psp_v11_0_set_psp_funcs
-ffffffff81e8d030 t psp_v11_0_init_microcode
-ffffffff81e8d450 t psp_v11_0_bootloader_load_kdb
-ffffffff81e8d470 t psp_v11_0_bootloader_load_spl
-ffffffff81e8d490 t psp_v11_0_bootloader_load_sysdrv
-ffffffff81e8d4b0 t psp_v11_0_bootloader_load_sos
-ffffffff81e8d800 t psp_v11_0_ring_init
-ffffffff81e8d880 t psp_v11_0_ring_create
-ffffffff81e8df10 t psp_v11_0_ring_stop
-ffffffff81e8e130 t psp_v11_0_ring_destroy
-ffffffff81e8e1b0 t psp_v11_0_mode1_reset
-ffffffff81e8e2b0 t psp_v11_0_memory_training
-ffffffff81e8e730 t psp_v11_0_ring_get_wptr
-ffffffff81e8e780 t psp_v11_0_ring_set_wptr
-ffffffff81e8e8c0 t psp_v11_0_load_usbc_pd_fw
-ffffffff81e8eab0 t psp_v11_0_read_usbc_pd_fw
-ffffffff81e8ebd0 t psp_v11_0_bootloader_load_component
-ffffffff81e8ed90 t psp_v11_0_wait_for_bootloader
-ffffffff81e8ef60 t psp_v11_0_memory_training_send_msg
-ffffffff81e90000 T psp_v11_0_8_set_psp_funcs
-ffffffff81e90030 t psp_v11_0_8_ring_init
-ffffffff81e900b0 t psp_v11_0_8_ring_create
-ffffffff81e90740 t psp_v11_0_8_ring_stop
-ffffffff81e90ad0 t psp_v11_0_8_ring_destroy
-ffffffff81e90b50 t psp_v11_0_8_ring_get_wptr
-ffffffff81e90bc0 t psp_v11_0_8_ring_set_wptr
-ffffffff81e91000 T psp_v12_0_set_psp_funcs
-ffffffff81e91030 t psp_v12_0_init_microcode
-ffffffff81e912a0 t psp_v12_0_bootloader_load_sysdrv
-ffffffff81e915c0 t psp_v12_0_bootloader_load_sos
-ffffffff81e91920 t psp_v12_0_ring_init
-ffffffff81e91f00 t psp_v12_0_ring_create
-ffffffff81e92460 t psp_v12_0_ring_stop
-ffffffff81e92680 t psp_v12_0_ring_destroy
-ffffffff81e92700 t psp_v12_0_mode1_reset
-ffffffff81e92800 t psp_v12_0_ring_get_wptr
-ffffffff81e92870 t psp_v12_0_ring_set_wptr
-ffffffff81e93000 T psp_v13_0_set_psp_funcs
-ffffffff81e93030 t psp_v13_0_init_microcode
-ffffffff81e93160 t psp_v13_0_bootloader_load_kdb
-ffffffff81e93180 t psp_v13_0_bootloader_load_spl
-ffffffff81e931a0 t psp_v13_0_bootloader_load_sysdrv
-ffffffff81e931c0 t psp_v13_0_bootloader_load_soc_drv
-ffffffff81e931e0 t psp_v13_0_bootloader_load_intf_drv
-ffffffff81e93200 t psp_v13_0_bootloader_load_dbg_drv
-ffffffff81e93220 t psp_v13_0_bootloader_load_ras_drv
-ffffffff81e93240 t psp_v13_0_bootloader_load_sos
-ffffffff81e935a0 t psp_v13_0_ring_init
-ffffffff81e93620 t psp_v13_0_ring_create
-ffffffff81e93cb0 t psp_v13_0_ring_stop
-ffffffff81e94040 t psp_v13_0_ring_destroy
-ffffffff81e940c0 t psp_v13_0_memory_training
-ffffffff81e94500 t psp_v13_0_ring_get_wptr
-ffffffff81e94570 t psp_v13_0_ring_set_wptr
-ffffffff81e94670 t psp_v13_0_load_usbc_pd_fw
-ffffffff81e94860 t psp_v13_0_read_usbc_pd_fw
-ffffffff81e94980 t psp_v13_0_update_spirom
-ffffffff81e94b60 t psp_v13_0_vbflash_status
-ffffffff81e94bc0 t psp_v13_0_bootloader_load_component
-ffffffff81e94d90 t psp_v13_0_wait_for_bootloader
-ffffffff81e94f60 t psp_v13_0_memory_training_send_msg
-ffffffff81e950c0 t psp_v13_0_exec_spi_cmd
-ffffffff81e96000 T psp_v13_0_4_set_psp_funcs
-ffffffff81e96030 t psp_v13_0_4_init_microcode
-ffffffff81e96100 t psp_v13_0_4_bootloader_load_kdb
-ffffffff81e96120 t psp_v13_0_4_bootloader_load_spl
-ffffffff81e96140 t psp_v13_0_4_bootloader_load_sysdrv
-ffffffff81e96160 t psp_v13_0_4_bootloader_load_soc_drv
-ffffffff81e96180 t psp_v13_0_4_bootloader_load_intf_drv
-ffffffff81e961a0 t psp_v13_0_4_bootloader_load_dbg_drv
-ffffffff81e961c0 t psp_v13_0_4_bootloader_load_sos
-ffffffff81e96530 t psp_v13_0_4_ring_init
-ffffffff81e965b0 t psp_v13_0_4_ring_create
-ffffffff81e96c50 t psp_v13_0_4_ring_stop
-ffffffff81e96fe0 t psp_v13_0_4_ring_destroy
-ffffffff81e97060 t psp_v13_0_4_ring_get_wptr
-ffffffff81e970d0 t psp_v13_0_4_ring_set_wptr
-ffffffff81e971d0 t psp_v13_0_4_bootloader_load_component
-ffffffff81e973a0 t psp_v13_0_4_wait_for_bootloader
-ffffffff81e98000 T psp_v3_1_set_psp_funcs
-ffffffff81e98030 t psp_v3_1_init_microcode
-ffffffff81e980f0 t psp_v3_1_bootloader_load_sysdrv
-ffffffff81e98410 t psp_v3_1_bootloader_load_sos
-ffffffff81e98770 t psp_v3_1_ring_init
-ffffffff81e987f0 t psp_v3_1_ring_create
-ffffffff81e992f0 t psp_v3_1_ring_stop
-ffffffff81e99510 t psp_v3_1_ring_destroy
-ffffffff81e99590 t psp_v3_1_smu_reload_quirk
-ffffffff81e995e0 t psp_v3_1_mode1_reset
-ffffffff81e996e0 t psp_v3_1_ring_get_wptr
-ffffffff81e99730 t psp_v3_1_ring_set_wptr
-ffffffff81e9a000 t sdma_v2_4_early_init
-ffffffff81e9a0e0 t sdma_v2_4_sw_init
-ffffffff81e9a470 t sdma_v2_4_sw_fini
-ffffffff81e9a550 t sdma_v2_4_hw_init
-ffffffff81e9a910 t sdma_v2_4_hw_fini
-ffffffff81e9a950 t sdma_v2_4_suspend
-ffffffff81e9a990 t sdma_v2_4_resume
-ffffffff81e9a9a0 t sdma_v2_4_is_idle
-ffffffff81e9a9e0 t sdma_v2_4_wait_for_idle
-ffffffff81e9aa80 t sdma_v2_4_soft_reset
-ffffffff81e9abc0 t sdma_v2_4_set_clockgating_state
-ffffffff81e9abf0 t sdma_v2_4_set_powergating_state
-ffffffff81e9ac20 t sdma_v2_4_ring_get_rptr
-ffffffff81e9ac60 t sdma_v2_4_ring_get_wptr
-ffffffff81e9acc0 t sdma_v2_4_ring_set_wptr
-ffffffff81e9ad00 t sdma_v2_4_ring_emit_ib
-ffffffff81e9afb0 t sdma_v2_4_ring_emit_fence
-ffffffff81e9b3b0 t sdma_v2_4_ring_emit_pipeline_sync
-ffffffff81e9b630 t sdma_v2_4_ring_emit_vm_flush
-ffffffff81e9b8b0 t sdma_v2_4_ring_emit_hdp_flush
-ffffffff81e9bb30 t sdma_v2_4_ring_test_ring
-ffffffff81e9be10 t sdma_v2_4_ring_test_ib
-ffffffff81e9bff0 t sdma_v2_4_ring_insert_nop
-ffffffff81e9c120 t sdma_v2_4_ring_pad_ib
-ffffffff81e9c250 t sdma_v2_4_ring_emit_wreg
-ffffffff81e9c3a0 t sdma_v2_4_emit_copy_buffer
-ffffffff81e9c460 t sdma_v2_4_emit_fill_buffer
-ffffffff81e9c4f0 t sdma_v2_4_vm_copy_pte
-ffffffff81e9c5b0 t sdma_v2_4_vm_write_pte
-ffffffff81e9c680 t sdma_v2_4_vm_set_pte_pde
-ffffffff81e9c780 t sdma_v2_4_set_trap_irq_state
-ffffffff81e9c840 t sdma_v2_4_process_trap_irq
-ffffffff81e9c8e0 t sdma_v2_4_process_illegal_inst_irq
-ffffffff81e9c960 t sdma_v2_4_enable
-ffffffff81e9d000 t sdma_v3_0_early_init
-ffffffff81e9d150 t sdma_v3_0_sw_init
-ffffffff81e9d500 t sdma_v3_0_sw_fini
-ffffffff81e9d5e0 t sdma_v3_0_hw_init
-ffffffff81e9d710 t sdma_v3_0_hw_fini
-ffffffff81e9d760 t sdma_v3_0_suspend
-ffffffff81e9d7b0 t sdma_v3_0_resume
-ffffffff81e9d7c0 t sdma_v3_0_is_idle
-ffffffff81e9d800 t sdma_v3_0_wait_for_idle
-ffffffff81e9d8a0 t sdma_v3_0_check_soft_reset
-ffffffff81e9d900 t sdma_v3_0_pre_soft_reset
-ffffffff81e9d950 t sdma_v3_0_soft_reset
-ffffffff81e9da20 t sdma_v3_0_post_soft_reset
-ffffffff81e9da70 t sdma_v3_0_set_clockgating_state
-ffffffff81e9dcd0 t sdma_v3_0_set_powergating_state
-ffffffff81e9dd00 t sdma_v3_0_get_clockgating_state
-ffffffff81e9dd80 t sdma_v3_0_ring_get_rptr
-ffffffff81e9ddc0 t sdma_v3_0_ring_get_wptr
-ffffffff81e9de40 t sdma_v3_0_ring_set_wptr
-ffffffff81e9def0 t sdma_v3_0_ring_emit_ib
-ffffffff81e9e1a0 t sdma_v3_0_ring_emit_fence
-ffffffff81e9e5a0 t sdma_v3_0_ring_emit_pipeline_sync
-ffffffff81e9e820 t sdma_v3_0_ring_emit_vm_flush
-ffffffff81e9eaa0 t sdma_v3_0_ring_emit_hdp_flush
-ffffffff81e9ed20 t sdma_v3_0_ring_test_ring
-ffffffff81e9f000 t sdma_v3_0_ring_test_ib
-ffffffff81e9f1e0 t sdma_v3_0_ring_insert_nop
-ffffffff81e9f310 t sdma_v3_0_ring_pad_ib
-ffffffff81e9f440 t sdma_v3_0_ring_emit_wreg
-ffffffff81e9f590 t sdma_v3_0_emit_copy_buffer
-ffffffff81e9f650 t sdma_v3_0_emit_fill_buffer
-ffffffff81e9f6e0 t sdma_v3_0_vm_copy_pte
-ffffffff81e9f7a0 t sdma_v3_0_vm_write_pte
-ffffffff81e9f870 t sdma_v3_0_vm_set_pte_pde
-ffffffff81e9f970 t sdma_v3_0_set_trap_irq_state
-ffffffff81e9fa30 t sdma_v3_0_process_trap_irq
-ffffffff81e9fad0 t sdma_v3_0_process_illegal_inst_irq
-ffffffff81e9fb50 t sdma_v3_0_ctx_switch_enable
-ffffffff81e9fce0 t sdma_v3_0_enable
-ffffffff81e9fe50 t sdma_v3_0_gfx_resume
-ffffffff81ea1000 t sdma_v4_0_early_init
-ffffffff81ea1580 t sdma_v4_0_late_init
-ffffffff81ea1820 t sdma_v4_0_sw_init
-ffffffff81ea1ba0 t sdma_v4_0_sw_fini
-ffffffff81ea1c60 t sdma_v4_0_hw_init
-ffffffff81ea4c00 t sdma_v4_0_hw_fini
-ffffffff81ea4cb0 t sdma_v4_0_suspend
-ffffffff81ea4d00 t sdma_v4_0_resume
-ffffffff81ea4d80 t sdma_v4_0_is_idle
-ffffffff81ea4eb0 t sdma_v4_0_wait_for_idle
-ffffffff81ea5050 t sdma_v4_0_soft_reset
-ffffffff81ea5080 t sdma_v4_0_set_clockgating_state
-ffffffff81ea5580 t sdma_v4_0_set_powergating_state
-ffffffff81ea5640 t sdma_v4_0_get_clockgating_state
-ffffffff81ea56e0 t sdma_v4_0_query_ras_error_count
-ffffffff81ea58b0 t sdma_v4_0_reset_ras_error_count
-ffffffff81ea5a00 t sdma_v4_0_ring_get_rptr
-ffffffff81ea5a60 t sdma_v4_0_ring_get_wptr
-ffffffff81ea5c50 t sdma_v4_0_ring_set_wptr
-ffffffff81ea5ed0 t sdma_v4_0_ring_emit_ib
-ffffffff81ea6180 t sdma_v4_0_ring_emit_fence
-ffffffff81ea65b0 t sdma_v4_0_ring_emit_pipeline_sync
-ffffffff81ea6610 t sdma_v4_0_ring_emit_vm_flush
-ffffffff81ea6630 t sdma_v4_0_ring_emit_hdp_flush
-ffffffff81ea66d0 t sdma_v4_0_ring_test_ring
-ffffffff81ea69b0 t sdma_v4_0_ring_test_ib
-ffffffff81ea6b90 t sdma_v4_0_ring_insert_nop
-ffffffff81ea6cc0 t sdma_v4_0_ring_pad_ib
-ffffffff81ea6df0 t sdma_v4_0_ring_emit_wreg
-ffffffff81ea6f40 t sdma_v4_0_ring_emit_reg_wait
-ffffffff81ea6f90 t sdma_v4_0_wait_reg_mem
-ffffffff81ea72c0 t sdma_v4_0_page_ring_get_wptr
-ffffffff81ea7470 t sdma_v4_0_page_ring_set_wptr
-ffffffff81ea7630 t sdma_v4_0_emit_copy_buffer
-ffffffff81ea76f0 t sdma_v4_0_emit_fill_buffer
-ffffffff81ea7780 t sdma_v4_0_vm_copy_pte
-ffffffff81ea7840 t sdma_v4_0_vm_write_pte
-ffffffff81ea7910 t sdma_v4_0_vm_set_pte_pde
-ffffffff81ea7a10 t sdma_v4_0_set_trap_irq_state
-ffffffff81ea7bb0 t sdma_v4_0_process_trap_irq
-ffffffff81ea7cf0 t sdma_v4_0_process_illegal_inst_irq
-ffffffff81ea7e10 t sdma_v4_0_set_ecc_irq_state
-ffffffff81ea7fb0 t sdma_v4_0_process_vm_hole_irq
-ffffffff81ea80f0 t sdma_v4_0_process_doorbell_invalid_irq
-ffffffff81ea8230 t sdma_v4_0_process_pool_timeout_irq
-ffffffff81ea8370 t sdma_v4_0_process_srbm_write_irq
-ffffffff81ea84b0 t sdma_v4_0_process_ras_data_cb
-ffffffff81ea8530 t sdma_v4_0_ctx_switch_enable
-ffffffff81ea8be0 t sdma_v4_0_enable
-ffffffff81ea9180 t sdma_v4_0_gfx_enable
-ffffffff81eaa000 t sdma_v4_4_query_ras_error_count
-ffffffff81eaa270 t sdma_v4_4_reset_ras_error_count
-ffffffff81eab000 t sdma_v5_0_early_init
-ffffffff81eab170 t sdma_v5_0_sw_init
-ffffffff81eab410 t sdma_v5_0_sw_fini
-ffffffff81eab4a0 t sdma_v5_0_hw_init
-ffffffff81eac750 t sdma_v5_0_hw_fini
-ffffffff81eac7b0 t sdma_v5_0_suspend
-ffffffff81eac810 t sdma_v5_0_resume
-ffffffff81eac820 t sdma_v5_0_is_idle
-ffffffff81eac8b0 t sdma_v5_0_wait_for_idle
-ffffffff81eac970 t sdma_v5_0_soft_reset
-ffffffff81eac9a0 t sdma_v5_0_set_clockgating_state
-ffffffff81eacba0 t sdma_v5_0_set_powergating_state
-ffffffff81eacbd0 t sdma_v5_0_get_clockgating_state
-ffffffff81eacc70 t sdma_v5_0_ring_get_rptr
-ffffffff81eaccd0 t sdma_v5_0_ring_get_wptr
-ffffffff81eace70 t sdma_v5_0_ring_set_wptr
-ffffffff81ead1d0 t sdma_v5_0_ring_emit_ib
-ffffffff81ead490 t sdma_v5_0_ring_emit_fence
-ffffffff81ead900 t sdma_v5_0_ring_emit_pipeline_sync
-ffffffff81eadb80 t sdma_v5_0_ring_emit_vm_flush
-ffffffff81eadba0 t sdma_v5_0_ring_emit_hdp_flush
-ffffffff81eade40 t sdma_v5_0_ring_test_ring
-ffffffff81eae210 t sdma_v5_0_ring_test_ib
-ffffffff81eae540 t sdma_v5_0_ring_insert_nop
-ffffffff81eae670 t sdma_v5_0_ring_pad_ib
-ffffffff81eae7a0 t sdma_v5_0_ring_init_cond_exec
-ffffffff81eae9d0 t sdma_v5_0_ring_patch_cond_exec
-ffffffff81eaea90 t sdma_v5_0_ring_emit_wreg
-ffffffff81eaebe0 t sdma_v5_0_ring_emit_reg_wait
-ffffffff81eaee60 t sdma_v5_0_ring_emit_reg_write_reg_wait
-ffffffff81eaeee0 t sdma_v5_0_ring_preempt_ib
-ffffffff81eaf020 t sdma_v5_0_ring_emit_mem_sync
-ffffffff81eaf230 t sdma_v5_0_emit_copy_buffer
-ffffffff81eaf2f0 t sdma_v5_0_emit_fill_buffer
-ffffffff81eaf380 t sdma_v5_0_vm_copy_pte
-ffffffff81eaf440 t sdma_v5_0_vm_write_pte
-ffffffff81eaf510 t sdma_v5_0_vm_set_pte_pde
-ffffffff81eaf610 t sdma_v5_0_set_trap_irq_state
-ffffffff81eaf6a0 t sdma_v5_0_process_trap_irq
-ffffffff81eaf7b0 t sdma_v5_0_process_illegal_inst_irq
-ffffffff81eaf7e0 t sdma_v5_0_mqd_init
-ffffffff81eaf8c0 t sdma_v5_0_ctx_switch_enable
-ffffffff81eafbc0 t sdma_v5_0_enable
-ffffffff81eb0000 t sdma_v5_2_early_init
-ffffffff81eb0170 t sdma_v5_2_sw_init
-ffffffff81eb03a0 t sdma_v5_2_sw_fini
-ffffffff81eb0430 t sdma_v5_2_hw_init
-ffffffff81eb0770 t sdma_v5_2_hw_fini
-ffffffff81eb07d0 t sdma_v5_2_suspend
-ffffffff81eb0830 t sdma_v5_2_resume
-ffffffff81eb0840 t sdma_v5_2_is_idle
-ffffffff81eb0900 t sdma_v5_2_wait_for_idle
-ffffffff81eb0a00 t sdma_v5_2_soft_reset
-ffffffff81eb0ca0 t sdma_v5_2_set_clockgating_state
-ffffffff81eb0fc0 t sdma_v5_2_set_powergating_state
-ffffffff81eb0ff0 t sdma_v5_2_get_clockgating_state
-ffffffff81eb1080 t sdma_v5_2_ring_get_rptr
-ffffffff81eb10e0 t sdma_v5_2_ring_get_wptr
-ffffffff81eb1220 t sdma_v5_2_ring_set_wptr
-ffffffff81eb13e0 t sdma_v5_2_ring_emit_ib
-ffffffff81eb16a0 t sdma_v5_2_ring_emit_fence
-ffffffff81eb1b10 t sdma_v5_2_ring_emit_pipeline_sync
-ffffffff81eb1d90 t sdma_v5_2_ring_emit_vm_flush
-ffffffff81eb1db0 t sdma_v5_2_ring_emit_hdp_flush
-ffffffff81eb2050 t sdma_v5_2_ring_test_ring
-ffffffff81eb2420 t sdma_v5_2_ring_test_ib
-ffffffff81eb2750 t sdma_v5_2_ring_insert_nop
-ffffffff81eb2880 t sdma_v5_2_ring_pad_ib
-ffffffff81eb29b0 t sdma_v5_2_ring_init_cond_exec
-ffffffff81eb2be0 t sdma_v5_2_ring_patch_cond_exec
-ffffffff81eb2ca0 t sdma_v5_2_ring_emit_wreg
-ffffffff81eb2df0 t sdma_v5_2_ring_emit_reg_wait
-ffffffff81eb3070 t sdma_v5_2_ring_emit_reg_write_reg_wait
-ffffffff81eb30f0 t sdma_v5_2_ring_preempt_ib
-ffffffff81eb3260 t sdma_v5_2_ring_emit_mem_sync
-ffffffff81eb3470 t sdma_v5_2_emit_copy_buffer
-ffffffff81eb3530 t sdma_v5_2_emit_fill_buffer
-ffffffff81eb35c0 t sdma_v5_2_vm_copy_pte
-ffffffff81eb3680 t sdma_v5_2_vm_write_pte
-ffffffff81eb3750 t sdma_v5_2_vm_set_pte_pde
-ffffffff81eb3850 t sdma_v5_2_set_trap_irq_state
-ffffffff81eb3910 t sdma_v5_2_process_trap_irq
-ffffffff81eb3a50 t sdma_v5_2_process_illegal_inst_irq
-ffffffff81eb3a80 t sdma_v5_2_mqd_init
-ffffffff81eb3b60 t sdma_v5_2_ctx_switch_enable
-ffffffff81eb3f60 t sdma_v5_2_enable
-ffffffff81eb4370 t sdma_v5_2_gfx_resume
-ffffffff81eb6000 t sdma_v6_0_early_init
-ffffffff81eb6140 t sdma_v6_0_sw_init
-ffffffff81eb6320 t sdma_v6_0_sw_fini
-ffffffff81eb63b0 t sdma_v6_0_hw_init
-ffffffff81eb63c0 t sdma_v6_0_hw_fini
-ffffffff81eb6410 t sdma_v6_0_suspend
-ffffffff81eb6460 t sdma_v6_0_resume
-ffffffff81eb6470 t sdma_v6_0_is_idle
-ffffffff81eb6500 t sdma_v6_0_wait_for_idle
-ffffffff81eb65c0 t sdma_v6_0_check_soft_reset
-ffffffff81eb6680 t sdma_v6_0_soft_reset
-ffffffff81eb6b20 t sdma_v6_0_set_clockgating_state
-ffffffff81eb6b50 t sdma_v6_0_set_powergating_state
-ffffffff81eb6b80 t sdma_v6_0_get_clockgating_state
-ffffffff81eb6bb0 t sdma_v6_0_ring_get_rptr
-ffffffff81eb6c10 t sdma_v6_0_ring_get_wptr
-ffffffff81eb6c80 t sdma_v6_0_ring_set_wptr
-ffffffff81eb6fe0 t sdma_v6_0_ring_emit_ib
-ffffffff81eb72a0 t sdma_v6_0_ring_emit_fence
-ffffffff81eb7710 t sdma_v6_0_ring_emit_pipeline_sync
-ffffffff81eb7990 t sdma_v6_0_ring_emit_vm_flush
-ffffffff81eb79b0 t sdma_v6_0_ring_emit_hdp_flush
-ffffffff81eb7c50 t sdma_v6_0_ring_test_ring
-ffffffff81eb8020 t sdma_v6_0_ring_test_ib
-ffffffff81eb8350 t sdma_v6_0_ring_insert_nop
-ffffffff81eb8480 t sdma_v6_0_ring_pad_ib
-ffffffff81eb85b0 t sdma_v6_0_ring_init_cond_exec
-ffffffff81eb87e0 t sdma_v6_0_ring_patch_cond_exec
-ffffffff81eb88a0 t sdma_v6_0_ring_emit_wreg
-ffffffff81eb89f0 t sdma_v6_0_ring_emit_reg_wait
-ffffffff81eb8c70 t sdma_v6_0_ring_emit_reg_write_reg_wait
-ffffffff81eb8cf0 t sdma_v6_0_ring_preempt_ib
-ffffffff81eb8e40 t sdma_v6_0_ring_emit_mem_sync
-ffffffff81eb9050 t sdma_v6_0_emit_copy_buffer
-ffffffff81eb9110 t sdma_v6_0_emit_fill_buffer
-ffffffff81eb91a0 t sdma_v6_0_vm_copy_pte
-ffffffff81eb9260 t sdma_v6_0_vm_write_pte
-ffffffff81eb9330 t sdma_v6_0_vm_set_pte_pde
-ffffffff81eb9430 t sdma_v6_0_set_trap_irq_state
-ffffffff81eb94c0 t sdma_v6_0_process_trap_irq
-ffffffff81eb95f0 t sdma_v6_0_process_illegal_inst_irq
-ffffffff81eb9620 t sdma_v6_0_mqd_init
-ffffffff81eb9740 t sdma_v6_0_start
-ffffffff81eb99c0 t sdma_v6_0_enable
-ffffffff81eb9b40 t sdma_v6_0_gfx_resume
-ffffffff81ebabc0 t sdma_v6_0_gfx_stop
-ffffffff81ebb000 T sienna_cichlid_reset_init
-ffffffff81ebb0c0 t sienna_cichlid_async_reset
-ffffffff81ebb120 t sienna_cichlid_get_reset_handler
-ffffffff81ebb180 T sienna_cichlid_reset_fini
-ffffffff81ebb1e0 t sienna_cichlid_mode2_prepare_hwcontext
-ffffffff81ebb330 t sienna_cichlid_mode2_perform_reset
-ffffffff81ebb3b0 t sienna_cichlid_mode2_restore_hwcontext
-ffffffff81ebb6b0 t sienna_cichlid_mode2_reset
-ffffffff81ebc000 T smu_v11_0_i2c_control_init
-ffffffff81ebc0d0 T smu_v11_0_i2c_control_fini
-ffffffff81ebc110 t smu_v11_0_i2c_xfer
-ffffffff81ebd1f0 t smu_v11_0_i2c_func
-ffffffff81ebd220 t smu_v11_0_i2c_enable
-ffffffff81ebd360 t smu_v11_0_i2c_abort
-ffffffff81ebd460 t lock_bus
-ffffffff81ebd500 t trylock_bus
-ffffffff81ebd550 t unlock_bus
-ffffffff81ebe000 t smuio_v11_0_get_rom_index_offset
-ffffffff81ebe040 t smuio_v11_0_get_rom_data_offset
-ffffffff81ebe080 t smuio_v11_0_update_rom_clock_gating
-ffffffff81ebe1c0 t smuio_v11_0_get_clock_gating_state
-ffffffff81ebf000 t smuio_v11_0_6_get_rom_index_offset
-ffffffff81ebf040 t smuio_v11_0_6_get_rom_data_offset
-ffffffff81ebf080 t smuio_v11_0_6_update_rom_clock_gating
-ffffffff81ebf1c0 t smuio_v11_0_6_get_clock_gating_state
-ffffffff81ec0000 t smuio_v13_0_get_rom_index_offset
-ffffffff81ec0040 t smuio_v13_0_get_rom_data_offset
-ffffffff81ec0080 t smuio_v13_0_update_rom_clock_gating
-ffffffff81ec01c0 t smuio_v13_0_get_clock_gating_state
-ffffffff81ec0260 t smuio_v13_0_get_die_id
-ffffffff81ec02e0 t smuio_v13_0_get_socket_id
-ffffffff81ec0360 t smuio_v13_0_is_host_gpu_xgmi_supported
-ffffffff81ec1000 t smuio_v13_0_6_get_rom_index_offset
-ffffffff81ec1040 t smuio_v13_0_6_get_rom_data_offset
-ffffffff81ec2000 t smuio_v9_0_get_rom_index_offset
-ffffffff81ec2040 t smuio_v9_0_get_rom_data_offset
-ffffffff81ec2080 t smuio_v9_0_update_rom_clock_gating
-ffffffff81ec21c0 t smuio_v9_0_get_clock_gating_state
-ffffffff81ec3000 T soc15_grbm_select
-ffffffff81ec3080 T soc15_program_register_sequence
-ffffffff81ec3280 T soc15_set_virt_ops
-ffffffff81ec32f0 t soc15_common_early_init
-ffffffff81ec3680 t soc15_common_late_init
-ffffffff81ec36c0 t soc15_common_sw_init
-ffffffff81ec3720 t soc15_common_sw_fini
-ffffffff81ec3770 t soc15_common_hw_init
-ffffffff81ec38a0 t soc15_common_hw_fini
-ffffffff81ec3970 t soc15_common_suspend
-ffffffff81ec39b0 t soc15_common_resume
-ffffffff81ec39f0 t soc15_common_is_idle
-ffffffff81ec3a20 t soc15_common_wait_for_idle
-ffffffff81ec3a50 t soc15_common_soft_reset
-ffffffff81ec3a80 t soc15_common_set_clockgating_state
-ffffffff81ec3dc0 t soc15_common_set_powergating_state
-ffffffff81ec3df0 t soc15_common_get_clockgating_state
-ffffffff81ec3ed0 t soc15_pcie_rreg
-ffffffff81ec3f30 t soc15_pcie_wreg
-ffffffff81ec3f90 t soc15_pcie_rreg64
-ffffffff81ec3ff0 t soc15_pcie_wreg64
-ffffffff81ec4050 t soc15_uvd_ctx_rreg
-ffffffff81ec40f0 t soc15_uvd_ctx_wreg
-ffffffff81ec4180 t soc15_didt_rreg
-ffffffff81ec4220 t soc15_didt_wreg
-ffffffff81ec42a0 t soc15_gc_cac_rreg
-ffffffff81ec43c0 t soc15_gc_cac_wreg
-ffffffff81ec44d0 t soc15_se_cac_rreg
-ffffffff81ec45f0 t soc15_se_cac_wreg
-ffffffff81ec4700 t soc15_read_disabled_bios
-ffffffff81ec4730 t soc15_read_register
-ffffffff81ec4830 t soc15_vga_set_state
-ffffffff81ec4860 t soc15_asic_reset
-ffffffff81ec4960 t soc15_asic_reset_method
-ffffffff81ec4ae0 t soc15_get_xclk
-ffffffff81ec4b30 t soc15_set_uvd_clocks
-ffffffff81ec4b60 t soc15_set_vce_clocks
-ffffffff81ec4b90 t soc15_get_config_memsize
-ffffffff81ec4bb0 t soc15_need_full_reset
-ffffffff81ec4be0 t soc15_get_pcie_usage
-ffffffff81ec4d10 t soc15_need_reset_on_init
-ffffffff81ec4db0 t soc15_get_pcie_replay_count
-ffffffff81ec4e20 t soc15_supports_baco
-ffffffff81ec4e80 t soc15_pre_asic_init
-ffffffff81ec4e90 t soc15_query_video_codecs
-ffffffff81ec4f40 t vega20_get_pcie_usage
-ffffffff81ec6000 T soc21_grbm_select
-ffffffff81ec6080 t soc21_common_early_init
-ffffffff81ec62a0 t soc21_common_late_init
-ffffffff81ec62d0 t soc21_common_sw_init
-ffffffff81ec6300 t soc21_common_sw_fini
-ffffffff81ec6330 t soc21_common_hw_init
-ffffffff81ec6400 t soc21_common_hw_fini
-ffffffff81ec6460 t soc21_common_suspend
-ffffffff81ec64c0 t soc21_common_resume
-ffffffff81ec6590 t soc21_common_is_idle
-ffffffff81ec65c0 t soc21_common_wait_for_idle
-ffffffff81ec65f0 t soc21_common_soft_reset
-ffffffff81ec6620 t soc21_common_set_clockgating_state
-ffffffff81ec66d0 t soc21_common_set_powergating_state
-ffffffff81ec6730 t soc21_common_get_clockgating_state
-ffffffff81ec6780 t soc21_pcie_rreg
-ffffffff81ec67e0 t soc21_pcie_wreg
-ffffffff81ec6840 t soc21_pcie_rreg64
-ffffffff81ec68a0 t soc21_pcie_wreg64
-ffffffff81ec6900 t soc21_didt_rreg
-ffffffff81ec69a0 t soc21_didt_wreg
-ffffffff81ec6a20 t soc21_read_disabled_bios
-ffffffff81ec6a50 t soc21_read_register
-ffffffff81ec6b40 t soc21_vga_set_state
-ffffffff81ec6b70 t soc21_asic_reset
-ffffffff81ec6c50 t soc21_asic_reset_method
-ffffffff81ec6d10 t soc21_get_xclk
-ffffffff81ec6d40 t soc21_set_uvd_clocks
-ffffffff81ec6d70 t soc21_set_vce_clocks
-ffffffff81ec6da0 t soc21_get_config_memsize
-ffffffff81ec6dc0 t soc21_need_full_reset
-ffffffff81ec6e20 t soc21_init_doorbell_index
-ffffffff81ec6f40 t soc21_need_reset_on_init
-ffffffff81ec6fd0 t soc21_get_pcie_replay_count
-ffffffff81ec7000 t soc21_pre_asic_init
-ffffffff81ec7030 t soc21_update_umd_stable_pstate
-ffffffff81ec70a0 t soc21_query_video_codecs
-ffffffff81ec8000 t tonga_ih_early_init
-ffffffff81ec8050 t tonga_ih_sw_init
-ffffffff81ec80d0 t tonga_ih_sw_fini
-ffffffff81ec8110 t tonga_ih_hw_init
-ffffffff81ec8300 t tonga_ih_hw_fini
-ffffffff81ec83a0 t tonga_ih_suspend
-ffffffff81ec8440 t tonga_ih_resume
-ffffffff81ec8480 t tonga_ih_is_idle
-ffffffff81ec84d0 t tonga_ih_wait_for_idle
-ffffffff81ec8570 t tonga_ih_check_soft_reset
-ffffffff81ec85d0 t tonga_ih_pre_soft_reset
-ffffffff81ec8680 t tonga_ih_soft_reset
-ffffffff81ec8750 t tonga_ih_post_soft_reset
-ffffffff81ec8790 t tonga_ih_set_clockgating_state
-ffffffff81ec87c0 t tonga_ih_set_powergating_state
-ffffffff81ec87f0 t tonga_ih_get_wptr
-ffffffff81ec88e0 t tonga_ih_decode_iv
-ffffffff81ec8960 t tonga_ih_set_rptr
-ffffffff81ec9000 t umc_v6_0_init_registers
-ffffffff81eca000 t umc_v6_1_query_ras_error_count
-ffffffff81eca4e0 t umc_v6_1_query_ras_error_address
-ffffffff81eca7c0 t umc_v6_1_err_cnt_init
-ffffffff81ecb000 t umc_v6_7_query_ras_error_count
-ffffffff81ecb410 t umc_v6_7_query_ras_error_address
-ffffffff81ecb590 t umc_v6_7_query_ras_poison_mode
-ffffffff81ecb5f0 t umc_v6_7_convert_error_address
-ffffffff81ecb8f0 t umc_v6_7_ecc_info_query_ras_error_count
-ffffffff81ecbb30 t umc_v6_7_ecc_info_query_ras_error_address
-ffffffff81ecc000 t umc_v8_10_query_ras_error_count
-ffffffff81ecc280 t umc_v8_10_query_ras_error_address
-ffffffff81ecc5b0 t umc_v8_10_err_cnt_init
-ffffffff81ecc730 t umc_v8_10_query_ras_poison_mode
-ffffffff81ecd000 t umc_v8_7_query_ras_error_count
-ffffffff81ecd310 t umc_v8_7_query_ras_error_address
-ffffffff81ecd4c0 t umc_v8_7_err_cnt_init
-ffffffff81ecd610 t umc_v8_7_ecc_info_query_ras_error_count
-ffffffff81ecd740 t umc_v8_7_ecc_info_query_ras_error_address
-ffffffff81ece000 t uvd_v5_0_early_init
-ffffffff81ece050 t uvd_v5_0_sw_init
-ffffffff81ece140 t uvd_v5_0_sw_fini
-ffffffff81ece190 t uvd_v5_0_hw_init
-ffffffff81ece6a0 t uvd_v5_0_hw_fini
-ffffffff81ece720 t uvd_v5_0_suspend
-ffffffff81ece820 t uvd_v5_0_resume
-ffffffff81ece870 t uvd_v5_0_is_idle
-ffffffff81ece8c0 t uvd_v5_0_wait_for_idle
-ffffffff81ece950 t uvd_v5_0_soft_reset
-ffffffff81ece9f0 t uvd_v5_0_set_clockgating_state
-ffffffff81eceb90 t uvd_v5_0_set_powergating_state
-ffffffff81ecebd0 t uvd_v5_0_get_clockgating_state
-ffffffff81ecec50 t uvd_v5_0_ring_get_rptr
-ffffffff81ecec90 t uvd_v5_0_ring_get_wptr
-ffffffff81ececd0 t uvd_v5_0_ring_set_wptr
-ffffffff81eced00 t uvd_v5_0_ring_emit_ib
-ffffffff81ecef70 t uvd_v5_0_ring_emit_fence
-ffffffff81ecf520 t uvd_v5_0_ring_test_ring
-ffffffff81ecf6c0 t uvd_v5_0_ring_insert_nop
-ffffffff81ecf820 t uvd_v5_0_set_interrupt_state
-ffffffff81ecf850 t uvd_v5_0_process_interrupt
-ffffffff81ecf8b0 t uvd_v5_0_stop
-ffffffff81ecf9c0 t uvd_v5_0_start
-ffffffff81ed1000 t uvd_v6_0_early_init
-ffffffff81ed1140 t uvd_v6_0_sw_init
-ffffffff81ed1460 t uvd_v6_0_sw_fini
-ffffffff81ed1520 t uvd_v6_0_hw_init
-ffffffff81ed1ae0 t uvd_v6_0_hw_fini
-ffffffff81ed1b60 t uvd_v6_0_suspend
-ffffffff81ed1c60 t uvd_v6_0_resume
-ffffffff81ed1cb0 t uvd_v6_0_is_idle
-ffffffff81ed1d00 t uvd_v6_0_wait_for_idle
-ffffffff81ed1d90 t uvd_v6_0_check_soft_reset
-ffffffff81ed1e10 t uvd_v6_0_pre_soft_reset
-ffffffff81ed1e50 t uvd_v6_0_soft_reset
-ffffffff81ed1f20 t uvd_v6_0_post_soft_reset
-ffffffff81ed1fc0 t uvd_v6_0_set_clockgating_state
-ffffffff81ed2150 t uvd_v6_0_set_powergating_state
-ffffffff81ed21c0 t uvd_v6_0_get_clockgating_state
-ffffffff81ed2250 t uvd_v6_0_ring_get_rptr
-ffffffff81ed2290 t uvd_v6_0_ring_get_wptr
-ffffffff81ed22d0 t uvd_v6_0_ring_set_wptr
-ffffffff81ed2300 t uvd_v6_0_ring_emit_ib
-ffffffff81ed2660 t uvd_v6_0_ring_emit_fence
-ffffffff81ed2c10 t uvd_v6_0_ring_emit_pipeline_sync
-ffffffff81ed3010 t uvd_v6_0_ring_emit_vm_flush
-ffffffff81ed3370 t uvd_v6_0_ring_emit_hdp_flush
-ffffffff81ed33a0 t uvd_v6_0_ring_test_ring
-ffffffff81ed3540 t uvd_v6_0_ring_insert_nop
-ffffffff81ed36a0 t uvd_v6_0_ring_emit_wreg
-ffffffff81ed3920 t uvd_v6_0_enc_ring_get_rptr
-ffffffff81ed3980 t uvd_v6_0_enc_ring_get_wptr
-ffffffff81ed39e0 t uvd_v6_0_enc_ring_set_wptr
-ffffffff81ed3a20 t uvd_v6_0_enc_ring_emit_ib
-ffffffff81ed3c60 t uvd_v6_0_enc_ring_emit_fence
-ffffffff81ed3ea0 t uvd_v6_0_enc_ring_emit_pipeline_sync
-ffffffff81ed4050 t uvd_v6_0_enc_ring_emit_vm_flush
-ffffffff81ed4260 t uvd_v6_0_enc_ring_test_ring
-ffffffff81ed43b0 t uvd_v6_0_enc_ring_test_ib
-ffffffff81ed4970 t uvd_v6_0_enc_ring_insert_end
-ffffffff81ed4a00 t uvd_v6_0_set_interrupt_state
-ffffffff81ed4a30 t uvd_v6_0_process_interrupt
-ffffffff81ed4b20 t uvd_v6_0_stop
-ffffffff81ed4c30 t uvd_v6_0_start
-ffffffff81ed6000 t uvd_v7_0_early_init
-ffffffff81ed6270 t uvd_v7_0_sw_init
-ffffffff81ed65f0 t uvd_v7_0_sw_fini
-ffffffff81ed6700 t uvd_v7_0_hw_init
-ffffffff81ed9620 t uvd_v7_0_hw_fini
-ffffffff81ed9930 t uvd_v7_0_suspend
-ffffffff81ed99e0 t uvd_v7_0_resume
-ffffffff81ed9a30 t uvd_v7_0_set_clockgating_state
-ffffffff81ed9a60 t uvd_v7_0_ring_get_rptr
-ffffffff81ed9b00 t uvd_v7_0_ring_get_wptr
-ffffffff81ed9ba0 t uvd_v7_0_ring_set_wptr
-ffffffff81ed9c20 t uvd_v7_0_ring_patch_cs_in_place
-ffffffff81ed9ca0 t uvd_v7_0_ring_emit_ib
-ffffffff81eda050 t uvd_v7_0_ring_emit_fence
-ffffffff81eda6b0 t uvd_v7_0_ring_emit_vm_flush
-ffffffff81eda720 t uvd_v7_0_ring_emit_hdp_flush
-ffffffff81eda750 t uvd_v7_0_ring_test_ring
-ffffffff81eda9e0 t uvd_v7_0_ring_insert_nop
-ffffffff81edab80 t uvd_v7_0_ring_emit_wreg
-ffffffff81edae50 t uvd_v7_0_ring_emit_reg_wait
-ffffffff81edb1f0 t uvd_v7_0_enc_ring_get_rptr
-ffffffff81edb2e0 t uvd_v7_0_enc_ring_get_wptr
-ffffffff81edb3e0 t uvd_v7_0_enc_ring_set_wptr
-ffffffff81edb4e0 t uvd_v7_0_enc_ring_emit_ib
-ffffffff81edb720 t uvd_v7_0_enc_ring_emit_fence
-ffffffff81edb960 t uvd_v7_0_enc_ring_emit_vm_flush
-ffffffff81edb9d0 t uvd_v7_0_enc_ring_test_ring
-ffffffff81edbb30 t uvd_v7_0_enc_ring_test_ib
-ffffffff81edc0f0 t uvd_v7_0_enc_ring_insert_end
-ffffffff81edc180 t uvd_v7_0_enc_ring_emit_wreg
-ffffffff81edc2e0 t uvd_v7_0_enc_ring_emit_reg_wait
-ffffffff81edc4a0 t uvd_v7_0_set_interrupt_state
-ffffffff81edc4d0 t uvd_v7_0_process_interrupt
-ffffffff81edd000 t vce_v3_0_early_init
-ffffffff81edd180 t vce_v3_0_sw_init
-ffffffff81edd2d0 t vce_v3_0_sw_fini
-ffffffff81edd320 t vce_v3_0_hw_init
-ffffffff81edd400 t vce_v3_0_hw_fini
-ffffffff81edd4f0 t vce_v3_0_suspend
-ffffffff81edd5c0 t vce_v3_0_resume
-ffffffff81edd610 t vce_v3_0_is_idle
-ffffffff81edd680 t vce_v3_0_wait_for_idle
-ffffffff81edd730 t vce_v3_0_check_soft_reset
-ffffffff81edd830 t vce_v3_0_pre_soft_reset
-ffffffff81edd8d0 t vce_v3_0_soft_reset
-ffffffff81edd9a0 t vce_v3_0_post_soft_reset
-ffffffff81eddb00 t vce_v3_0_set_clockgating_state
-ffffffff81edddf0 t vce_v3_0_set_powergating_state
-ffffffff81ede640 t vce_v3_0_get_clockgating_state
-ffffffff81ede700 t vce_v3_0_ring_get_rptr
-ffffffff81ede7d0 t vce_v3_0_ring_get_wptr
-ffffffff81ede8a0 t vce_v3_0_ring_set_wptr
-ffffffff81ede960 t vce_v3_0_ring_emit_ib
-ffffffff81edeba0 t vce_v3_0_emit_pipeline_sync
-ffffffff81eded50 t vce_v3_0_emit_vm_flush
-ffffffff81edefc0 t vce_v3_0_set_interrupt_state
-ffffffff81edf030 t vce_v3_0_process_interrupt
-ffffffff81edf0f0 t vce_v3_0_stop
-ffffffff81ee0000 t vce_v4_0_early_init
-ffffffff81ee00b0 t vce_v4_0_sw_init
-ffffffff81ee02e0 t vce_v4_0_sw_fini
-ffffffff81ee0360 t vce_v4_0_hw_init
-ffffffff81ee0b40 t vce_v4_0_hw_fini
-ffffffff81ee0be0 t vce_v4_0_suspend
-ffffffff81ee0e00 t vce_v4_0_resume
-ffffffff81ee0eb0 t vce_v4_0_set_clockgating_state
-ffffffff81ee0ee0 t vce_v4_0_set_powergating_state
-ffffffff81ee0fc0 t vce_v4_0_ring_get_rptr
-ffffffff81ee1030 t vce_v4_0_ring_get_wptr
-ffffffff81ee10c0 t vce_v4_0_ring_set_wptr
-ffffffff81ee1150 t vce_v4_0_ring_emit_ib
-ffffffff81ee1390 t vce_v4_0_ring_emit_fence
-ffffffff81ee15d0 t vce_v4_0_emit_vm_flush
-ffffffff81ee1640 t vce_v4_0_ring_insert_end
-ffffffff81ee16d0 t vce_v4_0_emit_wreg
-ffffffff81ee1830 t vce_v4_0_emit_reg_wait
-ffffffff81ee19f0 t vce_v4_0_set_interrupt_state
-ffffffff81ee1a80 t vce_v4_0_process_interrupt
-ffffffff81ee1b20 t vce_v4_0_start
-ffffffff81ee2500 t vce_v4_0_stop
-ffffffff81ee3000 T vcn_dec_sw_ring_emit_fence
-ffffffff81ee3240 T vcn_dec_sw_ring_insert_end
-ffffffff81ee32d0 T vcn_dec_sw_ring_emit_ib
-ffffffff81ee3510 T vcn_dec_sw_ring_emit_reg_wait
-ffffffff81ee36d0 T vcn_dec_sw_ring_emit_vm_flush
-ffffffff81ee3740 T vcn_dec_sw_ring_emit_wreg
-ffffffff81ee4000 T vcn_v1_0_set_pg_for_begin_use
-ffffffff81ee4150 T vcn_v1_0_ring_end_use
-ffffffff81ee41c0 t vcn_v1_0_early_init
-ffffffff81ee4340 t vcn_v1_0_sw_init
-ffffffff81ee45e0 t vcn_v1_0_sw_fini
-ffffffff81ee4640 t vcn_v1_0_hw_init
-ffffffff81ee4720 t vcn_v1_0_hw_fini
-ffffffff81ee4820 t vcn_v1_0_suspend
-ffffffff81ee4890 t vcn_v1_0_resume
-ffffffff81ee4980 t vcn_v1_0_is_idle
-ffffffff81ee4a10 t vcn_v1_0_wait_for_idle
-ffffffff81ee4b00 t vcn_v1_0_set_clockgating_state
-ffffffff81ee4bb0 t vcn_v1_0_set_powergating_state
-ffffffff81ee5540 t vcn_v1_0_dec_ring_get_rptr
-ffffffff81ee55d0 t vcn_v1_0_dec_ring_get_wptr
-ffffffff81ee5660 t vcn_v1_0_dec_ring_set_wptr
-ffffffff81ee5770 t vcn_v1_0_ring_patch_cs_in_place
-ffffffff81ee5940 t vcn_v1_0_dec_ring_emit_ib
-ffffffff81ee5cd0 t vcn_v1_0_dec_ring_emit_fence
-ffffffff81ee6300 t vcn_v1_0_dec_ring_emit_vm_flush
-ffffffff81ee6370 t vcn_v1_0_dec_ring_insert_nop
-ffffffff81ee6500 t vcn_v1_0_dec_ring_insert_start
-ffffffff81ee66e0 t vcn_v1_0_dec_ring_insert_end
-ffffffff81ee67f0 t vcn_v1_0_ring_begin_use
-ffffffff81ee6890 t vcn_v1_0_dec_ring_emit_wreg
-ffffffff81ee6b40 t vcn_v1_0_dec_ring_emit_reg_wait
-ffffffff81ee6ec0 t vcn_v1_0_enc_ring_get_rptr
-ffffffff81ee6f90 t vcn_v1_0_enc_ring_get_wptr
-ffffffff81ee7060 t vcn_v1_0_enc_ring_set_wptr
-ffffffff81ee7120 t vcn_v1_0_enc_ring_emit_ib
-ffffffff81ee7360 t vcn_v1_0_enc_ring_emit_fence
-ffffffff81ee75a0 t vcn_v1_0_enc_ring_emit_vm_flush
-ffffffff81ee7610 t vcn_v1_0_enc_ring_insert_end
-ffffffff81ee76a0 t vcn_v1_0_enc_ring_emit_wreg
-ffffffff81ee7800 t vcn_v1_0_enc_ring_emit_reg_wait
-ffffffff81ee79c0 t vcn_v1_0_set_interrupt_state
-ffffffff81ee79f0 t vcn_v1_0_process_interrupt
-ffffffff81ee7aa0 t vcn_v1_0_idle_work_handler
-ffffffff81ee7c30 t vcn_v1_0_pause_dpg_mode
-ffffffff81ee8d50 t vcn_v1_0_enable_clock_gating
-ffffffff81ee9160 t vcn_v1_0_disable_clock_gating
-ffffffff81ee96f0 t vcn_1_0_enable_static_power_gating
-ffffffff81ee9910 t vcn_v1_0_start_dpg_mode
-ffffffff81eed540 t vcn_v1_0_start_spg_mode
-ffffffff81eef760 t vcn_v1_0_clock_gating_dpg_mode
-ffffffff81ef0000 T vcn_v2_0_dec_ring_insert_start
-ffffffff81ef01c0 T vcn_v2_0_dec_ring_insert_end
-ffffffff81ef02c0 T vcn_v2_0_dec_ring_insert_nop
-ffffffff81ef0430 T vcn_v2_0_dec_ring_emit_fence
-ffffffff81ef09f0 T vcn_v2_0_dec_ring_emit_ib
-ffffffff81ef0d50 T vcn_v2_0_dec_ring_emit_reg_wait
-ffffffff81ef10a0 T vcn_v2_0_dec_ring_emit_vm_flush
-ffffffff81ef1110 T vcn_v2_0_dec_ring_emit_wreg
-ffffffff81ef13a0 T vcn_v2_0_enc_ring_emit_fence
-ffffffff81ef15e0 T vcn_v2_0_enc_ring_insert_end
-ffffffff81ef1670 T vcn_v2_0_enc_ring_emit_ib
-ffffffff81ef18b0 T vcn_v2_0_enc_ring_emit_reg_wait
-ffffffff81ef1a70 T vcn_v2_0_enc_ring_emit_vm_flush
-ffffffff81ef1ae0 T vcn_v2_0_enc_ring_emit_wreg
-ffffffff81ef1c40 T vcn_v2_0_dec_ring_test_ring
-ffffffff81ef1ee0 t vcn_v2_0_early_init
-ffffffff81ef2060 t vcn_v2_0_sw_init
-ffffffff81ef2370 t vcn_v2_0_sw_fini
-ffffffff81ef23f0 t vcn_v2_0_hw_init
-ffffffff81ef2da0 t vcn_v2_0_hw_fini
-ffffffff81ef2ea0 t vcn_v2_0_suspend
-ffffffff81ef2ed0 t vcn_v2_0_resume
-ffffffff81ef2f20 t vcn_v2_0_is_idle
-ffffffff81ef2fb0 t vcn_v2_0_wait_for_idle
-ffffffff81ef30a0 t vcn_v2_0_set_clockgating_state
-ffffffff81ef3130 t vcn_v2_0_set_powergating_state
-ffffffff81ef53f0 t vcn_v2_0_dec_ring_get_rptr
-ffffffff81ef5480 t vcn_v2_0_dec_ring_get_wptr
-ffffffff81ef5520 t vcn_v2_0_dec_ring_set_wptr
-ffffffff81ef5650 t vcn_v2_0_enc_ring_get_rptr
-ffffffff81ef5720 t vcn_v2_0_enc_ring_get_wptr
-ffffffff81ef5810 t vcn_v2_0_enc_ring_set_wptr
-ffffffff81ef5900 t vcn_v2_0_set_interrupt_state
-ffffffff81ef5930 t vcn_v2_0_process_interrupt
-ffffffff81ef59e0 t vcn_v2_0_pause_dpg_mode
-ffffffff81ef6340 t vcn_v2_0_enable_clock_gating
-ffffffff81ef65c0 t vcn_v2_0_disable_clock_gating
-ffffffff81ef69c0 t vcn_v2_0_enable_static_power_gating
-ffffffff81ef6ba0 t vcn_v2_0_start_dpg_mode
-ffffffff81efb660 t vcn_v2_0_clock_gating_dpg_mode
-ffffffff81efc000 t vcn_v2_6_query_poison_status
-ffffffff81efc0d0 t vcn_v2_5_early_init
-ffffffff81efc410 t vcn_v2_5_sw_init
-ffffffff81efc890 t vcn_v2_5_sw_fini
-ffffffff81efc960 t vcn_v2_5_hw_init
-ffffffff81efd420 t vcn_v2_5_hw_fini
-ffffffff81efd560 t vcn_v2_5_suspend
-ffffffff81efd590 t vcn_v2_5_resume
-ffffffff81efd5e0 t vcn_v2_5_is_idle
-ffffffff81efd6d0 t vcn_v2_5_wait_for_idle
-ffffffff81efd800 t vcn_v2_5_set_clockgating_state
-ffffffff81efd880 t vcn_v2_5_set_powergating_state
-ffffffff81efe160 t vcn_v2_5_dec_ring_get_rptr
-ffffffff81efe200 t vcn_v2_5_dec_ring_get_wptr
-ffffffff81efe2b0 t vcn_v2_5_dec_ring_set_wptr
-ffffffff81efe360 t vcn_v2_5_enc_ring_get_rptr
-ffffffff81efe450 t vcn_v2_5_enc_ring_get_wptr
-ffffffff81efe550 t vcn_v2_5_enc_ring_set_wptr
-ffffffff81efe650 t vcn_v2_5_set_interrupt_state
-ffffffff81efe680 t vcn_v2_5_process_interrupt
-ffffffff81efe7a0 t vcn_v2_5_pause_dpg_mode
-ffffffff81eff110 t vcn_v2_5_enable_clock_gating
-ffffffff81eff410 t vcn_v2_5_disable_clock_gating
-ffffffff81eff930 t vcn_v2_5_start
-ffffffff81f03530 t vcn_v2_5_clock_gating_dpg_mode
-ffffffff81f03ed0 t vcn_v2_5_mc_resume_dpg_mode
-ffffffff81f07000 t vcn_v3_0_early_init
-ffffffff81f07220 t vcn_v3_0_sw_init
-ffffffff81f076d0 t vcn_v3_0_sw_fini
-ffffffff81f077b0 t vcn_v3_0_hw_init
-ffffffff81f08350 t vcn_v3_0_hw_fini
-ffffffff81f08450 t vcn_v3_0_suspend
-ffffffff81f08480 t vcn_v3_0_resume
-ffffffff81f084d0 t vcn_v3_0_is_idle
-ffffffff81f085c0 t vcn_v3_0_wait_for_idle
-ffffffff81f086f0 t vcn_v3_0_set_clockgating_state
-ffffffff81f08800 t vcn_v3_0_set_powergating_state
-ffffffff81f0b080 t vcn_v3_0_dec_ring_get_rptr
-ffffffff81f0b120 t vcn_v3_0_dec_ring_get_wptr
-ffffffff81f0b1d0 t vcn_v3_0_dec_ring_set_wptr
-ffffffff81f0b340 t vcn_v3_0_ring_patch_cs_in_place
-ffffffff81f0b640 t vcn_v3_0_enc_ring_get_rptr
-ffffffff81f0b730 t vcn_v3_0_enc_ring_get_wptr
-ffffffff81f0b830 t vcn_v3_0_enc_ring_set_wptr
-ffffffff81f0b930 t vcn_v3_0_set_interrupt_state
-ffffffff81f0b960 t vcn_v3_0_process_interrupt
-ffffffff81f0ba50 t vcn_v3_0_pause_dpg_mode
-ffffffff81f0c3c0 t vcn_v3_0_enable_clock_gating
-ffffffff81f0c640 t vcn_v3_0_disable_clock_gating
-ffffffff81f0cbe0 t vcn_v3_0_start_dpg_mode
-ffffffff81f11980 t vcn_v3_0_clock_gating_dpg_mode
-ffffffff81f13000 t vcn_v4_0_early_init
-ffffffff81f13120 t vcn_v4_0_sw_init
-ffffffff81f13360 t vcn_v4_0_sw_fini
-ffffffff81f13440 t vcn_v4_0_hw_init
-ffffffff81f13e80 t vcn_v4_0_hw_fini
-ffffffff81f13f90 t vcn_v4_0_suspend
-ffffffff81f13fc0 t vcn_v4_0_resume
-ffffffff81f14010 t vcn_v4_0_is_idle
-ffffffff81f14110 t vcn_v4_0_wait_for_idle
-ffffffff81f14240 t vcn_v4_0_set_clockgating_state
-ffffffff81f14350 t vcn_v4_0_set_powergating_state
-ffffffff81f16900 t vcn_v4_0_unified_ring_get_rptr
-ffffffff81f169e0 t vcn_v4_0_unified_ring_get_wptr
-ffffffff81f16ad0 t vcn_v4_0_unified_ring_set_wptr
-ffffffff81f16bd0 t vcn_v4_0_ring_patch_cs_in_place
-ffffffff81f16e50 t vcn_v4_0_set_interrupt_state
-ffffffff81f16e80 t vcn_v4_0_process_interrupt
-ffffffff81f16f40 t vcn_v4_0_pause_dpg_mode
-ffffffff81f17300 t vcn_v4_0_enable_clock_gating
-ffffffff81f175f0 t vcn_v4_0_disable_clock_gating
-ffffffff81f17b40 t vcn_v4_0_start_dpg_mode
-ffffffff81f1c1d0 t vcn_v4_0_disable_clock_gating_dpg_mode
-ffffffff81f1d000 t vega10_ih_early_init
-ffffffff81f1d050 t vega10_ih_sw_init
-ffffffff81f1d300 t vega10_ih_sw_fini
-ffffffff81f1d340 t vega10_ih_hw_init
-ffffffff81f1d6d0 t vega10_ih_hw_fini
-ffffffff81f1d720 t vega10_ih_suspend
-ffffffff81f1d770 t vega10_ih_resume
-ffffffff81f1d780 t vega10_ih_is_idle
-ffffffff81f1d7b0 t vega10_ih_wait_for_idle
-ffffffff81f1d7e0 t vega10_ih_soft_reset
-ffffffff81f1d810 t vega10_ih_set_clockgating_state
-ffffffff81f1d950 t vega10_ih_set_powergating_state
-ffffffff81f1d980 t vega10_ih_get_wptr
-ffffffff81f1da90 t vega10_ih_set_rptr
-ffffffff81f1db60 t vega10_ih_self_irq
-ffffffff81f1dbe0 t vega10_ih_toggle_interrupts
-ffffffff81f1e000 T vega10_reg_base_init
-ffffffff81f1e150 T vega10_doorbell_index_init
-ffffffff81f1f000 t vega20_ih_early_init
-ffffffff81f1f050 t vega20_ih_sw_init
-ffffffff81f1f300 t vega20_ih_sw_fini
-ffffffff81f1f340 t vega20_ih_hw_init
-ffffffff81f1fa60 t vega20_ih_hw_fini
-ffffffff81f1fab0 t vega20_ih_suspend
-ffffffff81f1fb00 t vega20_ih_resume
-ffffffff81f1fb10 t vega20_ih_is_idle
-ffffffff81f1fb40 t vega20_ih_wait_for_idle
-ffffffff81f1fb70 t vega20_ih_soft_reset
-ffffffff81f1fba0 t vega20_ih_set_clockgating_state
-ffffffff81f1fcc0 t vega20_ih_set_powergating_state
-ffffffff81f1fcf0 t vega20_ih_get_wptr
-ffffffff81f1fe00 t vega20_ih_set_rptr
-ffffffff81f1fed0 t vega20_ih_self_irq
-ffffffff81f1ff50 t vega20_ih_toggle_interrupts
-ffffffff81f21000 T vega20_reg_base_init
-ffffffff81f21160 T vega20_doorbell_index_init
-ffffffff81f22000 T vi_srbm_select
-ffffffff81f22050 T vi_set_virt_ops
-ffffffff81f22090 T vi_set_ip_blocks
-ffffffff81f224d0 T legacy_doorbell_index_init
-ffffffff81f22580 t vi_common_early_init
-ffffffff81f22870 t vi_common_late_init
-ffffffff81f228b0 t vi_common_sw_init
-ffffffff81f228f0 t vi_common_sw_fini
-ffffffff81f22920 t vi_common_hw_init
-ffffffff81f22ff0 t vi_common_hw_fini
-ffffffff81f23070 t vi_common_suspend
-ffffffff81f230f0 t vi_common_resume
-ffffffff81f23130 t vi_common_is_idle
-ffffffff81f23160 t vi_common_wait_for_idle
-ffffffff81f23190 t vi_common_soft_reset
-ffffffff81f231c0 t vi_common_set_clockgating_state
-ffffffff81f23720 t vi_common_set_powergating_state
-ffffffff81f23750 t vi_common_get_clockgating_state
-ffffffff81f23810 t cz_smc_rreg
-ffffffff81f23890 t cz_smc_wreg
-ffffffff81f23900 t vi_smc_rreg
-ffffffff81f23980 t vi_smc_wreg
-ffffffff81f239f0 t vi_pcie_rreg
-ffffffff81f23a90 t vi_pcie_wreg
-ffffffff81f23b20 t vi_uvd_ctx_rreg
-ffffffff81f23bb0 t vi_uvd_ctx_wreg
-ffffffff81f23c20 t vi_didt_rreg
-ffffffff81f23ca0 t vi_didt_wreg
-ffffffff81f23d10 t vi_gc_cac_rreg
-ffffffff81f23d90 t vi_gc_cac_wreg
-ffffffff81f23e00 t vi_read_disabled_bios
-ffffffff81f23fc0 t vi_read_bios_from_rom
-ffffffff81f240c0 t vi_read_register
-ffffffff81f24370 t vi_vga_set_state
-ffffffff81f243a0 t vi_asic_reset
-ffffffff81f24500 t vi_asic_reset_method
-ffffffff81f245b0 t vi_get_xclk
-ffffffff81f24650 t vi_set_uvd_clocks
-ffffffff81f24700 t vi_set_vce_clocks
-ffffffff81f249b0 t vi_get_config_memsize
-ffffffff81f249d0 t vi_flush_hdp
-ffffffff81f24a40 t vi_invalidate_hdp
-ffffffff81f24ab0 t vi_need_full_reset
-ffffffff81f24b00 t vi_get_pcie_usage
-ffffffff81f24c30 t vi_need_reset_on_init
-ffffffff81f24cb0 t vi_get_pcie_replay_count
-ffffffff81f24d20 t vi_asic_supports_baco
-ffffffff81f24d70 t vi_pre_asic_init
-ffffffff81f24da0 t vi_query_video_codecs
-ffffffff81f24e40 t vi_set_uvd_clock
-ffffffff81f25000 T amdgpu_dm_find_first_crtc_matching_connector
-ffffffff81f25070 T amdgpu_dm_update_connector_after_detect
-ffffffff81f25560 T amdgpu_dm_update_freesync_caps
-ffffffff81f25a90 T dm_atomic_get_state
-ffffffff81f25b00 T amdgpu_dm_connector_atomic_set_property
-ffffffff81f25bb0 T amdgpu_dm_connector_atomic_get_property
-ffffffff81f25c50 T amdgpu_dm_connector_funcs_reset
-ffffffff81f25d30 T amdgpu_dm_connector_atomic_duplicate_state
-ffffffff81f25e30 T create_validate_stream_for_sink
-ffffffff81f271c0 T amdgpu_dm_connector_mode_valid
-ffffffff81f27370 T convert_dc_color_depth_into_bpc
-ffffffff81f273b0 t dm_encoder_helper_disable
-ffffffff81f273e0 t dm_encoder_helper_atomic_check
-ffffffff81f275d0 T amdgpu_dm_connector_init_helper
-ffffffff81f27870 T amdgpu_dm_get_encoder_crtc_mask
-ffffffff81f278c0 T dm_restore_drm_connector_state
-ffffffff81f27a30 T amdgpu_dm_trigger_timing_sync
-ffffffff81f27c00 T dm_write_reg_func
-ffffffff81f27c20 T dm_read_reg_func
-ffffffff81f27cc0 T amdgpu_dm_process_dmub_aux_transfer_sync
-ffffffff81f27ed0 T amdgpu_dm_process_dmub_set_config_sync
-ffffffff81f28040 T check_seamless_boot_capability
-ffffffff81f28080 t dm_early_init
-ffffffff81f28280 t dm_late_init
-ffffffff81f28590 t dm_sw_init
-ffffffff81f28d40 t dm_sw_fini
-ffffffff81f28e30 t amdgpu_dm_early_fini
-ffffffff81f28e90 t dm_hw_init
-ffffffff81f2ac30 t dm_hw_fini
-ffffffff81f2ac80 t dm_suspend
-ffffffff81f2afe0 t dm_resume
-ffffffff81f2b6e0 t dm_is_idle
-ffffffff81f2b710 t dm_wait_for_idle
-ffffffff81f2b740 t dm_check_soft_reset
-ffffffff81f2b770 t dm_soft_reset
-ffffffff81f2b7a0 t dm_set_clockgating_state
-ffffffff81f2b7d0 t dm_set_powergating_state
-ffffffff81f2b800 t dm_bandwidth_update
-ffffffff81f2b830 t dm_vblank_get_counter
-ffffffff81f2b8a0 t dm_crtc_get_scanoutpos
-ffffffff81f2b960 t amdgpu_dm_dmub_reg_read
-ffffffff81f2ba10 t amdgpu_dm_dmub_reg_write
-ffffffff81f2ba40 t dm_dmub_hw_init
-ffffffff81f2be10 t dmub_aux_setconfig_callback
-ffffffff81f2bec0 t dmub_hpd_callback
-ffffffff81f2c010 t amdgpu_dm_fini
-ffffffff81f2c1e0 t handle_hpd_irq_helper
-ffffffff81f2c310 t handle_hpd_rx_irq
-ffffffff81f2c770 t emulated_link_detect
-ffffffff81f2c870 t dm_handle_hpd_rx_offload_work
-ffffffff81f2c9c0 t amdgpu_dm_atomic_check
-ffffffff81f2dc50 t dm_update_plane_state
-ffffffff81f2e5e0 t dm_update_crtc_state
-ffffffff81f2f220 t dm_atomic_destroy_state
-ffffffff81f2f260 t fill_dc_plane_info_and_addr
-ffffffff81f2f5a0 t fill_hdr_info_packet
-ffffffff81f2f700 t get_highest_refresh_rate_mode
-ffffffff81f2f830 t update_stream_scaling_settings
-ffffffff81f2f970 t amdgpu_dm_atomic_commit_tail
-ffffffff81f31df0 t amdgpu_dm_backlight_set_level
-ffffffff81f31fd0 t dm_atomic_duplicate_state
-ffffffff81f32070 t dm_dmub_outbox1_low_irq
-ffffffff81f322e0 t dm_handle_hpd_work
-ffffffff81f32350 t amdgpu_dm_encoder_destroy
-ffffffff81f32380 t amdgpu_dm_i2c_xfer
-ffffffff81f324d0 t amdgpu_dm_i2c_func
-ffffffff81f32500 t amdgpu_dm_connector_detect
-ffffffff81f325c0 t amdgpu_dm_connector_late_register
-ffffffff81f32620 t amdgpu_dm_connector_unregister
-ffffffff81f32640 t amdgpu_dm_connector_destroy
-ffffffff81f32760 t get_modes
-ffffffff81f32770 t amdgpu_dm_connector_atomic_check
-ffffffff81f32870 t amdgpu_dm_connector_get_modes
-ffffffff81f32df0 t amdgpu_dm_backlight_update_status
-ffffffff81f32e70 t amdgpu_dm_backlight_get_brightness
-ffffffff81f33060 t dm_crtc_high_irq
-ffffffff81f33200 t dm_vupdate_high_irq
-ffffffff81f33380 t dm_pflip_high_irq
-ffffffff81f33590 t handle_hpd_irq
-ffffffff81f335a0 t dm_gpureset_toggle_interrupts
-ffffffff81f337b0 t s3_handle_mst
-ffffffff81f34000 T amdgpu_dm_init_color_mod
-ffffffff81f34010 T amdgpu_dm_verify_lut_sizes
-ffffffff81f340e0 T amdgpu_dm_update_crtc_color_mgmt
-ffffffff81f346d0 T amdgpu_dm_update_plane_color_mgmt
-ffffffff81f35000 T dm_crtc_handle_vblank
-ffffffff81f35070 T modeset_required
-ffffffff81f350b0 T amdgpu_dm_vrr_active_irq
-ffffffff81f350f0 T dm_set_vupdate_irq
-ffffffff81f351a0 T amdgpu_dm_vrr_active
-ffffffff81f351e0 T dm_enable_vblank
-ffffffff81f35200 t dm_set_vblank
-ffffffff81f35440 T dm_disable_vblank
-ffffffff81f35460 T amdgpu_dm_crtc_init
-ffffffff81f35640 t vblank_control_worker
-ffffffff81f35760 t dm_crtc_reset_state
-ffffffff81f35800 t amdgpu_dm_crtc_destroy
-ffffffff81f35830 t dm_crtc_duplicate_state
-ffffffff81f359e0 t dm_crtc_destroy_state
-ffffffff81f35a20 t dm_crtc_helper_mode_fixup
-ffffffff81f35a50 t dm_crtc_helper_disable
-ffffffff81f35a80 t dm_crtc_helper_atomic_check
-ffffffff81f36000 T dm_helpers_parse_edid_caps
-ffffffff81f36190 T dm_helpers_dp_update_branch_info
-ffffffff81f361c0 T dm_helpers_dp_mst_write_payload_allocation_table
-ffffffff81f36540 T dm_helpers_dp_mst_poll_pending_down_reply
-ffffffff81f36570 T dm_helpers_dp_mst_clear_payload_allocation_table
-ffffffff81f365a0 T dm_helpers_dp_mst_poll_for_allocation_change_trigger
-ffffffff81f36610 T dm_helpers_dp_mst_send_payload_allocation
-ffffffff81f366e0 T dm_dtn_log_begin
-ffffffff81f36730 T dm_dtn_log_append_v
-ffffffff81f36880 T dm_dtn_log_end
-ffffffff81f368d0 T dm_helpers_dp_mst_start_top_mgr
-ffffffff81f36970 T dm_helpers_dp_mst_stop_top_mgr
-ffffffff81f36a10 T dm_helpers_dp_read_dpcd
-ffffffff81f36a90 T dm_helpers_dp_write_dpcd
-ffffffff81f36b10 T dm_helpers_submit_i2c
-ffffffff81f36c30 T dm_helpers_dp_write_dsc_enable
-ffffffff81f371b0 T dm_helpers_is_dp_sink_present
-ffffffff81f37240 T dm_helpers_read_local_edid
-ffffffff81f373e0 T dm_helper_dmub_aux_transfer_sync
-ffffffff81f37400 T dm_helpers_dmub_set_config_sync
-ffffffff81f37420 T dm_set_dcn_clocks
-ffffffff81f37450 T dm_helpers_smu_timeout
-ffffffff81f37480 T dm_helpers_init_panel_settings
-ffffffff81f374f0 T dm_helpers_override_panel_settings
-ffffffff81f37530 T dm_helpers_allocate_gpu_mem
-ffffffff81f37620 T dm_helpers_free_gpu_mem
-ffffffff81f376d0 T dm_helpers_dmub_outbox_interrupt_control
-ffffffff81f37760 T dm_helpers_mst_enable_stream_features
-ffffffff81f37870 T dm_set_phyd32clk
-ffffffff81f378a0 T dm_helpers_enable_periodic_detection
-ffffffff81f378d0 t execute_synaptics_rc_command
-ffffffff81f38000 T amdgpu_dm_irq_register_interrupt
-ffffffff81f381a0 t dm_irq_work_func
-ffffffff81f381c0 T amdgpu_dm_irq_unregister_interrupt
-ffffffff81f383e0 T amdgpu_dm_irq_init
-ffffffff81f384d0 T amdgpu_dm_irq_fini
-ffffffff81f38670 T amdgpu_dm_irq_suspend
-ffffffff81f38780 T amdgpu_dm_irq_resume_early
-ffffffff81f38940 T amdgpu_dm_irq_resume_late
-ffffffff81f38b00 T amdgpu_dm_set_irq_funcs
-ffffffff81f38bc0 T amdgpu_dm_outbox_init
-ffffffff81f38bf0 T amdgpu_dm_hpd_init
-ffffffff81f38cb0 T amdgpu_dm_hpd_fini
-ffffffff81f38d70 t amdgpu_dm_set_crtc_irq_state
-ffffffff81f38df0 t amdgpu_dm_irq_handler
-ffffffff81f38fe0 t amdgpu_dm_set_vline0_irq_state
-ffffffff81f39060 t amdgpu_dm_set_dmub_outbox_irq_state
-ffffffff81f390b0 t amdgpu_dm_set_vupdate_irq_state
-ffffffff81f39130 t amdgpu_dm_set_dmub_trace_irq_state
-ffffffff81f39180 t amdgpu_dm_set_pflip_irq_state
-ffffffff81f39200 t amdgpu_dm_set_hpd_irq_state
-ffffffff81f3a000 T needs_dsc_aux_workaround
-ffffffff81f3a050 T is_synaptics_cascaded_panamera
-ffffffff81f3a0f0 T dm_dp_create_fake_mst_encoders
-ffffffff81f3a1a0 T amdgpu_dm_initialize_dp_connector
-ffffffff81f3a2a0 t kasprintf
-ffffffff81f3a370 t dm_dp_aux_transfer
-ffffffff81f3a4b0 T dm_mst_get_pbn_divider
-ffffffff81f3a510 T compute_mst_dsc_configs_for_state
-ffffffff81f3a7a0 t is_dsc_need_re_compute
-ffffffff81f3a970 t compute_mst_dsc_configs_for_link
-ffffffff81f3b5b0 T pre_validate_dsc
-ffffffff81f3bb80 T dm_dp_mst_is_port_support_mode
-ffffffff81f3bdb0 t amdgpu_dm_encoder_destroy
-ffffffff81f3bdc0 t dm_dp_add_mst_connector
-ffffffff81f3bfb0 t amdgpu_dm_mst_connector_late_register
-ffffffff81f3c000 t amdgpu_dm_mst_connector_early_unregister
-ffffffff81f3c0a0 t dm_dp_mst_connector_destroy
-ffffffff81f3c120 t dm_dp_mst_get_modes
-ffffffff81f3c550 t dm_dp_mst_detect
-ffffffff81f3c6e0 t dm_mst_atomic_best_encoder
-ffffffff81f3c740 t dm_dp_mst_atomic_check
-ffffffff81f3c770 t set_dsc_configs_from_fairness_vars
-ffffffff81f3d000 T amd_get_format_info
-ffffffff81f3d020 T fill_blending_from_plane_state
-ffffffff81f3d0d0 T fill_plane_buffer_attributes
-ffffffff81f3d640 T dm_plane_helper_check_state
-ffffffff81f3d860 T fill_dc_scaling_info
-ffffffff81f3dac0 T handle_cursor_update
-ffffffff81f3dd40 T amdgpu_dm_plane_init
-ffffffff81f3eac0 t dm_drm_plane_reset
-ffffffff81f3eb50 t dm_drm_plane_duplicate_state
-ffffffff81f3ebe0 t dm_drm_plane_destroy_state
-ffffffff81f3ec20 t dm_plane_format_mod_supported
-ffffffff81f3ed50 t dm_plane_helper_prepare_fb
-ffffffff81f3f000 t dm_plane_helper_cleanup_fb
-ffffffff81f3f0a0 t dm_plane_atomic_check
-ffffffff81f3f170 t dm_plane_atomic_async_check
-ffffffff81f3f1b0 t dm_plane_atomic_async_update
-ffffffff81f3f260 t amdgpu_bo_reserve
-ffffffff81f3f470 t amdgpu_bo_unreserve
-ffffffff81f40000 T dm_pp_apply_display_requirements
-ffffffff81f401e0 T dm_pp_get_clock_levels_by_type
-ffffffff81f40520 T dm_pp_get_clock_levels_by_type_with_latency
-ffffffff81f406e0 T dm_pp_get_clock_levels_by_type_with_voltage
-ffffffff81f408a0 T dm_pp_notify_wm_clock_changes
-ffffffff81f408f0 T dm_pp_apply_power_level_change_request
-ffffffff81f40920 T dm_pp_apply_clock_for_voltage_request
-ffffffff81f409c0 T dm_pp_get_static_clocks
-ffffffff81f40a80 T dm_pp_get_funcs
-ffffffff81f40b90 t pp_rv_set_wm_ranges
-ffffffff81f40ce0 t pp_rv_set_pme_wa_enable
-ffffffff81f40d00 t pp_rv_set_active_display_count
-ffffffff81f40d20 t pp_rv_set_min_deep_sleep_dcfclk
-ffffffff81f40d40 t pp_rv_set_hard_min_dcefclk_by_freq
-ffffffff81f40d60 t pp_rv_set_hard_min_fclk_by_freq
-ffffffff81f40d80 t pp_nv_set_display_count
-ffffffff81f40de0 t pp_nv_set_hard_min_dcefclk_by_freq
-ffffffff81f40e50 t pp_nv_set_min_deep_sleep_dcfclk
-ffffffff81f40eb0 t pp_nv_set_voltage_by_freq
-ffffffff81f40f40 t pp_nv_set_wm_ranges
-ffffffff81f40f90 t pp_nv_set_hard_min_uclk_by_freq
-ffffffff81f41000 t pp_nv_get_maximum_sustainable_clocks
-ffffffff81f41060 t pp_nv_get_uclk_dpm_states
-ffffffff81f410c0 t pp_nv_set_pstate_handshake_support
-ffffffff81f41110 t pp_rn_set_wm_ranges
-ffffffff81f41160 t pp_rn_get_dpm_clock_table
-ffffffff81f42000 T amdgpu_dm_set_psr_caps
-ffffffff81f42110 T amdgpu_dm_link_setup_psr
-ffffffff81f422a0 T amdgpu_dm_psr_enable
-ffffffff81f423a0 T amdgpu_dm_psr_disable
-ffffffff81f42420 T amdgpu_dm_psr_disable_all
-ffffffff81f43000 T dm_get_elapse_time_in_ns
-ffffffff81f43030 T dm_perf_trace_timestamp
-ffffffff81f44000 T dc_assert_fp_enabled
-ffffffff81f44070 T dc_fpu_begin
-ffffffff81f440c0 T dc_fpu_end
-ffffffff81f45000 T dal_vector_construct
-ffffffff81f450d0 T dal_vector_presized_create
-ffffffff81f45350 T dal_vector_create
-ffffffff81f45470 T dal_vector_destruct
-ffffffff81f454c0 T dal_vector_destroy
-ffffffff81f45540 T dal_vector_get_count
-ffffffff81f45570 T dal_vector_at_index
-ffffffff81f455b0 T dal_vector_remove_at_index
-ffffffff81f45640 T dal_vector_set_at_index
-ffffffff81f456a0 T dal_vector_insert_at
-ffffffff81f457a0 T dal_vector_reserve
-ffffffff81f45850 T dal_vector_append
-ffffffff81f45950 T dal_vector_clone
-ffffffff81f45a00 T dal_vector_capacity
-ffffffff81f45a30 T dal_vector_clear
-ffffffff81f46000 T fixed_point_to_int_frac
-ffffffff81f46200 T convert_float_matrix
-ffffffff81f462c0 T reduce_fraction
-ffffffff81f47000 T is_rgb_cspace
-ffffffff81f47080 T is_lower_pipe_tree_visible
-ffffffff81f470e0 T is_upper_pipe_tree_visible
-ffffffff81f47140 T is_pipe_tree_visible
-ffffffff81f471c0 T build_prescale_params
-ffffffff81f48000 T dc_fixpt_from_fraction
-ffffffff81f481d0 T dc_fixpt_mul
-ffffffff81f48380 T dc_fixpt_sqr
-ffffffff81f484f0 T dc_fixpt_recip
-ffffffff81f48560 T dc_fixpt_sinc
-ffffffff81f48750 T dc_fixpt_sin
-ffffffff81f48780 T dc_fixpt_cos
-ffffffff81f48870 T dc_fixpt_exp
-ffffffff81f48b70 t fixed31_32_exp_from_taylor_series
-ffffffff81f48f50 T dc_fixpt_log
-ffffffff81f49160 T dc_fixpt_u4d19
-ffffffff81f491a0 T dc_fixpt_u3d19
-ffffffff81f491e0 T dc_fixpt_u2d19
-ffffffff81f49220 T dc_fixpt_u0d19
-ffffffff81f49250 T dc_fixpt_clamp_u0d14
-ffffffff81f492a0 T dc_fixpt_clamp_u0d10
-ffffffff81f492f0 T dc_fixpt_s4d19
-ffffffff81f4a000 T bios_parser_create
-ffffffff81f4b3b0 t bios_parser_get_connectors_number
-ffffffff81f4b410 t bios_parser_get_connector_id
-ffffffff81f4b4a0 t bios_parser_get_src_obj
-ffffffff81f4b5b0 t bios_parser_get_i2c_info
-ffffffff81f4b7d0 t bios_parser_get_hpd_info
-ffffffff81f4b8b0 t bios_parser_get_device_tag
-ffffffff81f4bab0 t bios_parser_get_spread_spectrum_info
-ffffffff81f4bdb0 t bios_parser_get_ss_entry_number
-ffffffff81f4bfe0 t bios_parser_get_embedded_panel_info
-ffffffff81f4c530 t bios_parser_get_gpio_pin_info
-ffffffff81f4c650 t bios_parser_get_encoder_cap_info
-ffffffff81f4c750 t bios_parser_set_scratch_critical_state
-ffffffff81f4c760 t bios_parser_is_device_id_supported
-ffffffff81f4c820 t bios_parser_encoder_control
-ffffffff81f4c860 t bios_parser_transmitter_control
-ffffffff81f4c8a0 t bios_parser_enable_crtc
-ffffffff81f4c8f0 t bios_parser_adjust_pixel_clock
-ffffffff81f4c930 t bios_parser_set_pixel_clock
-ffffffff81f4c970 t bios_parser_set_dce_clock
-ffffffff81f4c9b0 t bios_parser_enable_spread_spectrum_on_ppll
-ffffffff81f4ca00 t bios_parser_program_crtc_timing
-ffffffff81f4ca40 t bios_parser_program_display_engine_pll
-ffffffff81f4ca80 t bios_parser_enable_disp_power_gating
-ffffffff81f4cac0 t bios_parser_destroy
-ffffffff81f4cb80 t bios_get_board_layout_info
-ffffffff81f4ce10 t get_bios_object
-ffffffff81f4cfe0 t get_ss_info_from_ss_info_table
-ffffffff81f4d1a0 t get_ss_entry_number_from_ss_info_tbl
-ffffffff81f4e000 T firmware_parser_create
-ffffffff81f4fde0 t bios_parser_get_connectors_number
-ffffffff81f4ff70 t bios_parser_get_connector_id
-ffffffff81f50000 t bios_parser_get_src_obj
-ffffffff81f502a0 t bios_parser_get_i2c_info
-ffffffff81f50510 t bios_parser_get_hpd_info
-ffffffff81f50680 t bios_parser_get_device_tag
-ffffffff81f50950 t bios_parser_get_spread_spectrum_info
-ffffffff81f50d10 t bios_parser_get_ss_entry_number
-ffffffff81f50d40 t bios_parser_get_embedded_panel_info
-ffffffff81f50f40 t bios_parser_get_gpio_pin_info
-ffffffff81f51060 t bios_parser_get_encoder_cap_info
-ffffffff81f511d0 t bios_parser_is_accelerated_mode
-ffffffff81f511e0 t bios_parser_set_scratch_critical_state
-ffffffff81f511f0 t bios_parser_is_device_id_supported
-ffffffff81f51270 t bios_parser_encoder_control
-ffffffff81f512b0 t bios_parser_transmitter_control
-ffffffff81f512f0 t bios_parser_enable_crtc
-ffffffff81f51340 t bios_parser_set_pixel_clock
-ffffffff81f51380 t bios_parser_set_dce_clock
-ffffffff81f513c0 t bios_parser_program_crtc_timing
-ffffffff81f51400 t bios_parser_enable_disp_power_gating
-ffffffff81f51440 t firmware_parser_destroy
-ffffffff81f51500 t bios_get_board_layout_info
-ffffffff81f519b0 t bios_parser_pack_data_tables
-ffffffff81f519e0 t bios_get_atom_dc_golden_table
-ffffffff81f51b20 t bios_parser_enable_lvtma_control
-ffffffff81f51b70 t bios_parser_get_soc_bb_info
-ffffffff81f51c80 t bios_parser_get_disp_connector_caps_info
-ffffffff81f51de0 t bios_parser_get_lttpr_caps
-ffffffff81f51f30 t bios_parser_get_lttpr_interop
-ffffffff81f52070 t bios_parser_get_connector_speed_cap_info
-ffffffff81f521c0 t get_bios_object
-ffffffff81f52320 t get_bios_object_from_path_v3
-ffffffff81f53000 T object_id_from_bios_object_id
-ffffffff81f54000 T bios_get_image
-ffffffff81f54050 T bios_is_accelerated_mode
-ffffffff81f540b0 T bios_set_scratch_acc_mode_change
-ffffffff81f540f0 T bios_set_scratch_critical_state
-ffffffff81f54130 T bios_get_vga_enabled_displays
-ffffffff81f55000 T dal_bios_parser_create
-ffffffff81f55070 T dal_bios_parser_destroy
-ffffffff81f56000 T dal_bios_parser_init_cmd_tbl
-ffffffff81f56800 t encoder_control_digx_v3
-ffffffff81f56900 t encoder_control_digx_v4
-ffffffff81f56a00 t encoder_control_digx_v5
-ffffffff81f56b50 t encoder_control_dig1_v1
-ffffffff81f56bd0 t encoder_control_dig2_v1
-ffffffff81f56c50 t encoder_control_dig_v1
-ffffffff81f56cb0 t transmitter_control_v2
-ffffffff81f56e50 t transmitter_control_v3
-ffffffff81f57010 t transmitter_control_v4
-ffffffff81f571c0 t transmitter_control_v1_5
-ffffffff81f57340 t transmitter_control_v1_6
-ffffffff81f574b0 t set_pixel_clock_v3
-ffffffff81f57620 t set_pixel_clock_v5
-ffffffff81f577c0 t set_pixel_clock_v6
-ffffffff81f57970 t set_pixel_clock_v7
-ffffffff81f57b40 t enable_spread_spectrum_on_ppll_v1
-ffffffff81f57c60 t enable_spread_spectrum_on_ppll_v2
-ffffffff81f57d90 t enable_spread_spectrum_on_ppll_v3
-ffffffff81f57ea0 t adjust_display_pll_v2
-ffffffff81f57ff0 t adjust_display_pll_v3
-ffffffff81f58160 t dac1_encoder_control_v1
-ffffffff81f581e0 t dac2_encoder_control_v1
-ffffffff81f58260 t dac1_output_control_v1
-ffffffff81f582c0 t dac2_output_control_v1
-ffffffff81f58320 t set_crtc_using_dtd_timing_v3
-ffffffff81f58490 t set_crtc_timing_v1
-ffffffff81f58630 t enable_crtc_v1
-ffffffff81f586d0 t enable_crtc_mem_req_v1
-ffffffff81f58770 t program_clock_v5
-ffffffff81f58870 t program_clock_v6
-ffffffff81f58990 t external_encoder_control_v3
-ffffffff81f58b40 t enable_disp_power_gating_v2_1
-ffffffff81f58c00 t set_dce_clock_v2_1
-ffffffff81f59000 T dal_firmware_parser_init_cmd_tbl
-ffffffff81f593d0 t encoder_control_digx_v1_5
-ffffffff81f595b0 t encoder_control_fallback
-ffffffff81f59610 t transmitter_control_v1_6
-ffffffff81f597c0 t transmitter_control_v1_7
-ffffffff81f599b0 t transmitter_control_fallback
-ffffffff81f59a10 t set_pixel_clock_v7
-ffffffff81f59c70 t set_pixel_clock_fallback
-ffffffff81f59cd0 t set_crtc_using_dtd_timing_v3
-ffffffff81f59e40 t enable_crtc_v1
-ffffffff81f59ee0 t external_encoder_control_v3
-ffffffff81f59f10 t enable_disp_power_gating_v2_1
-ffffffff81f5a070 t enable_disp_power_gating_fallback
-ffffffff81f5a0d0 t set_dce_clock_v2_1
-ffffffff81f5a1f0 t get_smu_clock_info_v3_1
-ffffffff81f5a260 t enable_lvtma_control
-ffffffff81f5b000 T dal_bios_parser_init_cmd_tbl_helper
-ffffffff81f5b0a0 T dal_cmd_table_helper_controller_id_to_atom
-ffffffff81f5b1c0 T dal_cmd_table_helper_transmitter_bp_to_atom
-ffffffff81f5b240 T dal_cmd_table_helper_encoder_mode_bp_to_atom
-ffffffff81f5b2d0 T dal_cmd_table_helper_assign_control_parameter
-ffffffff81f5b390 T dal_cmd_table_helper_clock_source_id_to_ref_clk_src
-ffffffff81f5b470 T dal_cmd_table_helper_encoder_id_to_atom
-ffffffff81f5c000 T dal_bios_parser_init_cmd_tbl_helper2
-ffffffff81f5c0b0 T dal_cmd_table_helper_controller_id_to_atom2
-ffffffff81f5c1c0 T dal_cmd_table_helper_transmitter_bp_to_atom2
-ffffffff81f5c240 T dal_cmd_table_helper_encoder_mode_bp_to_atom2
-ffffffff81f5c2d0 T dal_cmd_table_helper_clock_source_id_to_ref_clk_src2
-ffffffff81f5c3b0 T dal_cmd_table_helper_encoder_id_to_atom2
-ffffffff81f5d000 T dal_cmd_tbl_helper_dce110_get_table
-ffffffff81f5d030 t encoder_action_to_atom
-ffffffff81f5d0b0 t engine_bp_to_atom
-ffffffff81f5d100 t clock_source_id_to_atom
-ffffffff81f5d1a0 t clock_source_id_to_atom_phy_clk_src_id
-ffffffff81f5d1f0 t signal_type_to_atom_dig_mode
-ffffffff81f5d250 t hpd_sel_to_atom
-ffffffff81f5d290 t dig_encoder_sel_to_atom
-ffffffff81f5d2c0 t phy_id_to_atom
-ffffffff81f5d300 t disp_power_gating_action_to_atom
-ffffffff81f5e000 T dal_cmd_tbl_helper_dce112_get_table2
+ffffffff81d85f70 T amdgpu_mes_init_microcode
+ffffffff81d87000 T amdgpu_nbio_ras_late_init
+ffffffff81d88000 T amdgpu_bo_is_amdgpu_bo
+ffffffff81d88070 t amdgpu_bo_destroy
+ffffffff81d88100 t amdgpu_bo_user_destroy
+ffffffff81d881a0 t amdgpu_bo_vm_destroy
+ffffffff81d88290 T amdgpu_bo_placement_from_domain
+ffffffff81d88460 T amdgpu_bo_create_reserved
+ffffffff81d88830 T amdgpu_bo_unref
+ffffffff81d88880 T amdgpu_bo_create
+ffffffff81d88d30 t amdgpu_bo_reserve
+ffffffff81d88f40 T amdgpu_bo_pin
+ffffffff81d88f60 T amdgpu_bo_gpu_offset
+ffffffff81d89140 T amdgpu_bo_kmap
+ffffffff81d891f0 T amdgpu_bo_unpin
+ffffffff81d892a0 t amdgpu_bo_unreserve
+ffffffff81d89380 T amdgpu_bo_create_kernel
+ffffffff81d893f0 T amdgpu_bo_create_kernel_at
+ffffffff81d89610 T amdgpu_bo_kunmap
+ffffffff81d89650 T amdgpu_bo_free_kernel
+ffffffff81d89780 T amdgpu_bo_support_uswc
+ffffffff81d897b0 T amdgpu_bo_create_user
+ffffffff81d89810 T amdgpu_bo_create_vm
+ffffffff81d898b0 T amdgpu_bo_add_to_shadow_list
+ffffffff81d89930 T amdgpu_bo_restore_shadow
+ffffffff81d899c0 T amdgpu_bo_kptr
+ffffffff81d899f0 T amdgpu_bo_ref
+ffffffff81d89a30 T amdgpu_bo_pin_restricted
+ffffffff81d89dd0 T amdgpu_bo_get_preferred_domain
+ffffffff81d89e30 T amdgpu_bo_init
+ffffffff81d89f00 T amdgpu_bo_fini
+ffffffff81d89f80 T amdgpu_bo_set_tiling_flags
+ffffffff81d8a010 T amdgpu_bo_get_tiling_flags
+ffffffff81d8a080 T amdgpu_bo_set_metadata
+ffffffff81d8a1c0 T amdgpu_bo_get_metadata
+ffffffff81d8a290 T amdgpu_bo_move_notify
+ffffffff81d8a350 T amdgpu_bo_get_memory
+ffffffff81d8a3a0 T amdgpu_bo_release_notify
+ffffffff81d8a6a0 T amdgpu_bo_fence
+ffffffff81d8a710 T amdgpu_bo_fault_reserve_notify
+ffffffff81d8a8e0 T amdgpu_bo_sync_wait_resv
+ffffffff81d8a980 T amdgpu_bo_sync_wait
+ffffffff81d8aa30 T amdgpu_bo_gpu_offset_no_check
+ffffffff81d8b000 T amdgpu_pll_compute
+ffffffff81d8b580 T amdgpu_pll_get_use_mask
+ffffffff81d8b5f0 T amdgpu_pll_get_shared_dp_ppll
+ffffffff81d8b6a0 T amdgpu_pll_get_shared_nondp_ppll
+ffffffff81d8c000 T amdgpu_preempt_mgr_init
+ffffffff81d8c150 T amdgpu_preempt_mgr_fini
+ffffffff81d8c2b0 t amdgpu_preempt_mgr_new
+ffffffff81d8c340 t amdgpu_preempt_mgr_del
+ffffffff81d8d000 T psp_ta_free_shared_buf
+ffffffff81d8d050 T psp_wait_for
+ffffffff81d8d120 T psp_get_fw_attestation_records_addr
+ffffffff81d8d1e0 t psp_cmd_submit_buf
+ffffffff81d8d4b0 T psp_ta_unload
+ffffffff81d8d550 T psp_reg_program
+ffffffff81d8d620 T psp_ta_init_shared_buf
+ffffffff81d8d680 T psp_ta_invoke_indirect
+ffffffff81d8d760 T psp_ta_invoke
+ffffffff81d8d810 T psp_ta_load
+ffffffff81d8d940 T psp_copy_fw
+ffffffff81d8d9d0 T psp_xgmi_invoke
+ffffffff81d8da90 T psp_xgmi_terminate
+ffffffff81d8db60 T psp_xgmi_initialize
+ffffffff81d8dcf0 T psp_xgmi_get_hive_id
+ffffffff81d8dde0 T psp_xgmi_get_node_id
+ffffffff81d8ded0 T psp_xgmi_get_topology_info
+ffffffff81d8e260 T psp_xgmi_set_topology_info
+ffffffff81d8e3a0 T psp_ras_invoke
+ffffffff81d8e640 T psp_ras_enable_features
+ffffffff81d8e6f0 T psp_ras_terminate
+ffffffff81d8e7b0 T psp_ras_trigger_error
+ffffffff81d8e890 T psp_hdcp_invoke
+ffffffff81d8e960 T psp_dtm_invoke
+ffffffff81d8ea30 T psp_rap_invoke
+ffffffff81d8ebc0 T psp_securedisplay_invoke
+ffffffff81d8ecb0 T psp_load_fw_list
+ffffffff81d8ed40 t psp_print_fw_hdr
+ffffffff81d8ee10 t psp_execute_non_psp_fw_load
+ffffffff81d8ef00 T psp_gpu_reset
+ffffffff81d8ef90 T psp_rlc_autoload_start
+ffffffff81d8f020 T psp_update_vcn_sram
+ffffffff81d8f0b0 T psp_ring_cmd_submit
+ffffffff81d8f240 T psp_init_asd_microcode
+ffffffff81d8f410 T psp_init_toc_microcode
+ffffffff81d8f5e0 T psp_init_sos_microcode
+ffffffff81d8fcc0 T psp_init_ta_microcode
+ffffffff81d900c0 T psp_init_cap_microcode
+ffffffff81d902f0 T is_psp_fw_valid
+ffffffff81d90320 T amdgpu_psp_sysfs_init
+ffffffff81d903a0 t psp_early_init
+ffffffff81d905a0 t psp_sw_init
+ffffffff81d90a10 t psp_sw_fini
+ffffffff81d90c30 t psp_hw_init
+ffffffff81d91280 t psp_hw_fini
+ffffffff81d917d0 t psp_suspend
+ffffffff81d91cb0 t psp_resume
+ffffffff81d921e0 t psp_set_clockgating_state
+ffffffff81d92210 t psp_set_powergating_state
+ffffffff81d92240 T amdgpu_psp_sysfs_fini
+ffffffff81d92270 t psp_get_runtime_db_entry
+ffffffff81d92460 t psp_hw_start
+ffffffff81d92960 t psp_load_non_psp_fw
+ffffffff81d92c80 t psp_ras_initialize
+ffffffff81d93050 t psp_rap_initialize
+ffffffff81d93250 t psp_load_smu_fw
+ffffffff81d94000 T amdgpu_ta_if_debugfs_init
+ffffffff81d95000 T amdgpu_rap_debugfs_init
+ffffffff81d96000 T get_ras_block_str
+ffffffff81d96060 T amdgpu_ras_set_error_query_ready
+ffffffff81d960a0 T amdgpu_ras_get_context
+ffffffff81d960e0 T amdgpu_ras_find_obj
+ffffffff81d962e0 T amdgpu_ras_feature_enable
+ffffffff81d965e0 T amdgpu_ras_is_poison_mode_supported
+ffffffff81d96630 t __amdgpu_ras_feature_enable
+ffffffff81d96840 T amdgpu_ras_feature_enable_on_boot
+ffffffff81d96930 T amdgpu_ras_query_error_status
+ffffffff81d96be0 T amdgpu_ras_reset_error_status
+ffffffff81d96d60 T amdgpu_ras_is_supported
+ffffffff81d96db0 T amdgpu_ras_error_inject
+ffffffff81d97070 T amdgpu_ras_query_error_count
+ffffffff81d97230 T amdgpu_ras_sysfs_create
+ffffffff81d972a0 T amdgpu_ras_sysfs_remove
+ffffffff81d97360 T amdgpu_ras_interrupt_fatal_error_handler
+ffffffff81d973f0 T amdgpu_ras_interrupt_dispatch
+ffffffff81d974c0 T amdgpu_ras_interrupt_remove_handler
+ffffffff81d97640 T amdgpu_ras_interrupt_add_handler
+ffffffff81d97970 t amdgpu_ras_interrupt_process_handler
+ffffffff81d97c70 T amdgpu_ras_add_bad_pages
+ffffffff81d97ef0 T amdgpu_ras_save_bad_pages
+ffffffff81d97ff0 T amdgpu_ras_recovery_init
+ffffffff81d98320 t amdgpu_ras_do_recovery
+ffffffff81d98730 T amdgpu_ras_init
+ffffffff81d98a90 t amdgpu_ras_counte_dw
+ffffffff81d98b00 T amdgpu_ras_set_context
+ffffffff81d98b40 t amdgpu_ras_check_supported
+ffffffff81d98c80 T amdgpu_ras_register_ras_block
+ffffffff81d98d90 T amdgpu_persistent_edc_harvesting_supported
+ffffffff81d98dc0 T amdgpu_ras_block_late_init
+ffffffff81d99060 T amdgpu_ras_block_late_fini
+ffffffff81d99150 T amdgpu_ras_resume
+ffffffff81d99420 T amdgpu_release_ras_context
+ffffffff81d99490 T amdgpu_ras_suspend
+ffffffff81d99560 T amdgpu_ras_late_init
+ffffffff81d99690 T amdgpu_ras_pre_fini
+ffffffff81d997a0 T amdgpu_ras_fini
+ffffffff81d99980 T amdgpu_ras_global_ras_isr
+ffffffff81d99a10 T amdgpu_ras_reset_gpu
+ffffffff81d99a80 T amdgpu_ras_need_emergency_restart
+ffffffff81d99af0 t __delayed_work_tick
+ffffffff81d9a000 T amdgpu_ras_eeprom_reset_table
+ffffffff81d9a0c0 t __write_table_header
+ffffffff81d9a1a0 T amdgpu_ras_debugfs_set_ret_size
+ffffffff81d9a1d0 T amdgpu_ras_eeprom_check_err_threshold
+ffffffff81d9a2b0 T amdgpu_ras_eeprom_append
+ffffffff81d9a830 T amdgpu_ras_eeprom_read
+ffffffff81d9aa80 t __amdgpu_ras_eeprom_read
+ffffffff81d9ab80 T amdgpu_ras_eeprom_max_record_count
+ffffffff81d9abb0 T amdgpu_ras_eeprom_init
+ffffffff81d9b040 t __verify_ras_table_checksum
+ffffffff81d9b1a0 t __amdgpu_ras_eeprom_write
+ffffffff81d9c000 T amdgpu_reset_add_handler
+ffffffff81d9c050 T amdgpu_reset_init
+ffffffff81d9c0a0 T amdgpu_reset_fini
+ffffffff81d9c0f0 T amdgpu_reset_prepare_hwcontext
+ffffffff81d9c170 T amdgpu_reset_perform_reset
+ffffffff81d9c230 T amdgpu_reset_destroy_reset_domain
+ffffffff81d9c270 T amdgpu_reset_create_reset_domain
+ffffffff81d9c380 T amdgpu_device_lock_reset_domain
+ffffffff81d9c3a0 T amdgpu_device_unlock_reset_domain
+ffffffff81d9d000 T amdgpu_ring_alloc
+ffffffff81d9d0e0 T amdgpu_ring_insert_nop
+ffffffff81d9d190 T amdgpu_ring_generic_pad_ib
+ffffffff81d9d1f0 T amdgpu_ring_commit
+ffffffff81d9d280 T amdgpu_ring_undo
+ffffffff81d9d2d0 T amdgpu_ring_init
+ffffffff81d9d9d0 T amdgpu_ring_fini
+ffffffff81d9dae0 T amdgpu_ring_emit_reg_write_reg_wait_helper
+ffffffff81d9db40 T amdgpu_ring_soft_recovery
+ffffffff81d9dca0 T amdgpu_debugfs_ring_init
+ffffffff81d9dcd0 T amdgpu_ring_test_helper
+ffffffff81d9dd80 T amdgpu_ring_init_mqd
+ffffffff81d9e000 T amdgpu_gfx_rlc_enter_safe_mode
+ffffffff81d9e080 T amdgpu_gfx_rlc_exit_safe_mode
+ffffffff81d9e100 T amdgpu_gfx_rlc_init_sr
+ffffffff81d9e270 T amdgpu_gfx_rlc_fini
+ffffffff81d9e2f0 t amdgpu_bo_unreserve
+ffffffff81d9e3d0 T amdgpu_gfx_rlc_init_csb
+ffffffff81d9e500 T amdgpu_gfx_rlc_init_cpt
+ffffffff81d9e7e0 T amdgpu_gfx_rlc_setup_cp_table
+ffffffff81d9e9f0 T amdgpu_gfx_rlc_init_microcode
+ffffffff81da0000 T amdgpu_sa_bo_manager_init
+ffffffff81da0180 T amdgpu_sa_bo_manager_fini
+ffffffff81da03c0 T amdgpu_sa_bo_new
+ffffffff81da0b90 T amdgpu_sa_bo_free
+ffffffff81da1000 T amdgpu_sched_ioctl
+ffffffff81da2000 T amdgpu_sdma_get_instance_from_ring
+ffffffff81da2090 T amdgpu_sdma_get_index_from_ring
+ffffffff81da2110 T amdgpu_sdma_get_csa_mc_addr
+ffffffff81da2210 T amdgpu_sdma_ras_late_init
+ffffffff81da22e0 T amdgpu_sdma_process_ras_data_cb
+ffffffff81da2330 T amdgpu_sdma_process_ecc_irq
+ffffffff81da23e0 T amdgpu_sdma_destroy_inst_ctx
+ffffffff81da2490 T amdgpu_sdma_init_microcode
+ffffffff81da2870 T amdgpu_sdma_unset_buffer_funcs_helper
+ffffffff81da3000 T psp_securedisplay_parse_resp_status
+ffffffff81da31e0 T psp_prep_securedisplay_cmd_buf
+ffffffff81da3250 T amdgpu_securedisplay_debugfs_init
+ffffffff81da4000 T amdgpu_sync_create
+ffffffff81da40b0 T amdgpu_sync_fence
+ffffffff81da41e0 T amdgpu_sync_resv
+ffffffff81da43c0 T amdgpu_sync_peek_fence
+ffffffff81da44f0 T amdgpu_sync_get_fence
+ffffffff81da45d0 T amdgpu_sync_clone
+ffffffff81da46d0 T amdgpu_sync_wait
+ffffffff81da47a0 T amdgpu_sync_free
+ffffffff81da48a0 T amdgpu_sync_init
+ffffffff81da4900 T amdgpu_sync_fini
+ffffffff81da5000 T amdgpu_ttm_copy_mem_to_mem
+ffffffff81da5460 t amdgpu_res_first
+ffffffff81da5650 t amdgpu_ttm_map_buffer
+ffffffff81da5a50 T amdgpu_copy_buffer
+ffffffff81da5c90 T amdgpu_ttm_domain_start
+ffffffff81da5ce0 T amdgpu_ttm_tt_set_user_pages
+ffffffff81da5d40 T amdgpu_ttm_alloc_gart
+ffffffff81da5fd0 T amdgpu_ttm_tt_pte_flags
+ffffffff81da6070 T amdgpu_ttm_recover_gart
+ffffffff81da61c0 T amdgpu_ttm_tt_get_userptr
+ffffffff81da6210 T amdgpu_ttm_tt_set_userptr
+ffffffff81da6300 t amdgpu_ttm_tt_create
+ffffffff81da63a0 T amdgpu_ttm_tt_get_usermm
+ffffffff81da6400 T amdgpu_ttm_tt_affect_userptr
+ffffffff81da6460 T amdgpu_ttm_tt_is_userptr
+ffffffff81da64a0 T amdgpu_ttm_tt_is_readonly
+ffffffff81da64e0 T amdgpu_ttm_tt_pde_flags
+ffffffff81da6550 T amdgpu_ttm_init
+ffffffff81da6b30 T amdgpu_ttm_set_buffer_funcs_status
+ffffffff81da6c30 T amdgpu_ttm_fini
+ffffffff81da6dc0 t amdgpu_ttm_prepare_job
+ffffffff81da6eb0 T amdgpu_fill_buffer
+ffffffff81da7300 T amdgpu_ttm_evict_resources
+ffffffff81da7370 T amdgpu_ttm_debugfs_init
+ffffffff81da73a0 t amdgpu_ttm_tt_populate
+ffffffff81da7430 t amdgpu_ttm_tt_unpopulate
+ffffffff81da75b0 t amdgpu_ttm_backend_destroy
+ffffffff81da75e0 t amdgpu_ttm_bo_eviction_valuable
+ffffffff81da76f0 t amdgpu_evict_flags
+ffffffff81da79a0 t amdgpu_bo_move
+ffffffff81da8180 t amdgpu_bo_delete_mem_notify
+ffffffff81da81a0 t amdgpu_ttm_io_mem_reserve
+ffffffff81da8230 t amdgpu_ttm_io_mem_pfn
+ffffffff81da82a0 t amdgpu_ttm_access_memory
+ffffffff81da9000 T amdgpu_ucode_print_mc_hdr
+ffffffff81da90b0 t amdgpu_ucode_print_common_hdr
+ffffffff81da91e0 T amdgpu_ucode_print_smc_hdr
+ffffffff81da9310 T amdgpu_ucode_print_gfx_hdr
+ffffffff81da93f0 T amdgpu_ucode_print_imu_hdr
+ffffffff81da9480 T amdgpu_ucode_print_rlc_hdr
+ffffffff81da9c00 T amdgpu_ucode_print_sdma_hdr
+ffffffff81da9de0 T amdgpu_ucode_print_psp_hdr
+ffffffff81daa350 T amdgpu_ucode_print_gpu_info_hdr
+ffffffff81daa400 T amdgpu_ucode_validate
+ffffffff81daa440 T amdgpu_ucode_hdr_version
+ffffffff81daa480 T amdgpu_ucode_get_load_type
+ffffffff81daa4f0 T amdgpu_ucode_name
+ffffffff81daa530 T amdgpu_ucode_sysfs_init
+ffffffff81daa560 T amdgpu_ucode_sysfs_fini
+ffffffff81daa590 T amdgpu_ucode_create_bo
+ffffffff81daa680 T amdgpu_ucode_free_bo
+ffffffff81daa6b0 T amdgpu_ucode_init_bo
+ffffffff81daac50 T amdgpu_ucode_ip_version_decode
+ffffffff81daad60 T amdgpu_ucode_request
+ffffffff81daae00 T amdgpu_ucode_release
+ffffffff81dab000 T amdgpu_umc_poison_handler
+ffffffff81dab0c0 t amdgpu_umc_do_page_retirement
+ffffffff81dab310 T amdgpu_umc_process_ras_data_cb
+ffffffff81dab350 T amdgpu_umc_ras_late_init
+ffffffff81dab400 T amdgpu_umc_process_ecc_irq
+ffffffff81dab4b0 T amdgpu_umc_fill_error_record
+ffffffff81dac000 T amdgpu_uvd_sw_init
+ffffffff81dac470 t amdgpu_uvd_idle_work_handler
+ffffffff81dac610 t amdgpu_uvd_create_msg_bo_helper
+ffffffff81dac790 T amdgpu_uvd_sw_fini
+ffffffff81dac8d0 T amdgpu_uvd_entity_init
+ffffffff81dac950 T amdgpu_uvd_suspend
+ffffffff81dacb20 T amdgpu_uvd_resume
+ffffffff81daccc0 T amdgpu_uvd_free_handles
+ffffffff81dacdb0 T amdgpu_uvd_get_destroy_msg
+ffffffff81dacf00 T amdgpu_uvd_ring_parse_cs
+ffffffff81dad030 t amdgpu_uvd_cs_packets
+ffffffff81dad1d0 t amdgpu_uvd_cs_pass1
+ffffffff81dad310 t amdgpu_uvd_cs_pass2
+ffffffff81dada20 T amdgpu_uvd_get_create_msg
+ffffffff81dadaf0 t amdgpu_uvd_send_msg
+ffffffff81dadf10 T amdgpu_uvd_ring_begin_use
+ffffffff81dadff0 T amdgpu_uvd_ring_end_use
+ffffffff81dae070 T amdgpu_uvd_ring_test_ib
+ffffffff81dae240 T amdgpu_uvd_used_handles
+ffffffff81dae320 t __delayed_work_tick
+ffffffff81dae340 t amdgpu_bo_unreserve
+ffffffff81daf000 T amdgpu_vce_sw_init
+ffffffff81daf410 t amdgpu_vce_idle_work_handler
+ffffffff81daf520 T amdgpu_vce_sw_fini
+ffffffff81daf600 T amdgpu_vce_entity_init
+ffffffff81daf680 T amdgpu_vce_suspend
+ffffffff81daf7d0 T amdgpu_vce_resume
+ffffffff81dafa70 t amdgpu_bo_unreserve
+ffffffff81dafb50 T amdgpu_vce_ring_begin_use
+ffffffff81dafc60 T amdgpu_vce_ring_end_use
+ffffffff81dafce0 T amdgpu_vce_free_handles
+ffffffff81dafda0 t amdgpu_vce_get_destroy_msg
+ffffffff81db0080 T amdgpu_vce_ring_parse_cs
+ffffffff81db0920 t amdgpu_vce_validate_bo
+ffffffff81db0aa0 t amdgpu_vce_validate_handle
+ffffffff81db0dd0 t amdgpu_vce_cs_reloc
+ffffffff81db0f20 T amdgpu_vce_ring_parse_cs_vm
+ffffffff81db1300 T amdgpu_vce_ring_emit_ib
+ffffffff81db14c0 T amdgpu_vce_ring_emit_fence
+ffffffff81db1760 T amdgpu_vce_ring_test_ring
+ffffffff81db1890 T amdgpu_vce_ring_test_ib
+ffffffff81db1d30 T amdgpu_vce_get_ring_prio
+ffffffff81db1d70 t __delayed_work_tick
+ffffffff81db2000 T amdgpu_vcn_sw_init
+ffffffff81db2890 t amdgpu_vcn_idle_work_handler
+ffffffff81db2ac0 T amdgpu_vcn_sw_fini
+ffffffff81db2c50 T amdgpu_vcn_is_disabled_vcn
+ffffffff81db2cb0 T amdgpu_vcn_suspend
+ffffffff81db2e00 T amdgpu_vcn_resume
+ffffffff81db2f90 T amdgpu_vcn_ring_begin_use
+ffffffff81db3170 T amdgpu_vcn_ring_end_use
+ffffffff81db3200 T amdgpu_vcn_dec_ring_test_ring
+ffffffff81db33e0 T amdgpu_vcn_dec_sw_ring_test_ring
+ffffffff81db3540 T amdgpu_vcn_dec_ring_test_ib
+ffffffff81db3760 t amdgpu_vcn_dec_send_msg
+ffffffff81db3960 T amdgpu_vcn_dec_sw_ring_test_ib
+ffffffff81db3b80 t amdgpu_vcn_dec_sw_send_msg
+ffffffff81db3f50 T amdgpu_vcn_enc_ring_test_ring
+ffffffff81db40b0 T amdgpu_vcn_enc_ring_test_ib
+ffffffff81db4970 T amdgpu_vcn_unified_ring_test_ib
+ffffffff81db49e0 T amdgpu_vcn_get_enc_ring_prio
+ffffffff81db4a20 T amdgpu_vcn_setup_ucode
+ffffffff81db4ad0 T amdgpu_debugfs_vcn_fwlog_init
+ffffffff81db4b00 T amdgpu_vcn_fwlog_init
+ffffffff81db4b30 T amdgpu_vcn_process_poison_irq
+ffffffff81db4be0 t __delayed_work_tick
+ffffffff81db5000 T amdgpu_vf_error_put
+ffffffff81db50d0 T amdgpu_vf_error_trans_all
+ffffffff81db6000 T amdgpu_virt_mmio_blocked
+ffffffff81db6050 T amdgpu_virt_init_setting
+ffffffff81db60c0 T amdgpu_virt_kiq_reg_write_reg_wait
+ffffffff81db62c0 T amdgpu_virt_request_full_gpu
+ffffffff81db6320 T amdgpu_virt_release_full_gpu
+ffffffff81db6380 T amdgpu_virt_reset_gpu
+ffffffff81db63e0 T amdgpu_virt_request_init_data
+ffffffff81db6440 T amdgpu_virt_wait_reset
+ffffffff81db6490 T amdgpu_virt_alloc_mm_table
+ffffffff81db6560 T amdgpu_virt_free_mm_table
+ffffffff81db65d0 T amd_sriov_msg_checksum
+ffffffff81db66c0 T amdgpu_virt_release_ras_err_handler_data
+ffffffff81db67a0 T amdgpu_virt_fini_data_exchange
+ffffffff81db6820 T amdgpu_virt_init_data_exchange
+ffffffff81db6940 T amdgpu_virt_exchange_data
+ffffffff81db6c50 t amdgpu_virt_update_vf2pf_work_item
+ffffffff81db6cb0 t amdgpu_virt_read_pf2vf_data
+ffffffff81db70d0 t amdgpu_virt_write_vf2pf_data
+ffffffff81db7490 T amdgpu_detect_virtualization
+ffffffff81db7640 T amdgpu_virt_enable_access_debugfs
+ffffffff81db76d0 T amdgpu_virt_disable_access_debugfs
+ffffffff81db7710 T amdgpu_virt_get_sriov_vf_mode
+ffffffff81db7760 T amdgpu_virt_fw_load_skip_check
+ffffffff81db77e0 T amdgpu_virt_update_sriov_video_codec
+ffffffff81db78e0 T amdgpu_sriov_wreg
+ffffffff81db7960 t amdgpu_virt_rlcg_reg_rw
+ffffffff81db7c10 T amdgpu_sriov_rreg
+ffffffff81db7c70 t __delayed_work_tick
+ffffffff81db8000 T amdgpu_vm_set_pasid
+ffffffff81db8130 T amdgpu_vm_bo_base_init
+ffffffff81db8390 T amdgpu_vm_get_pd_bo
+ffffffff81db8400 T amdgpu_vm_move_to_lru_tail
+ffffffff81db8440 T amdgpu_vm_validate_pt_bos
+ffffffff81db8670 T amdgpu_vm_ready
+ffffffff81db8700 T amdgpu_vm_check_compute_bug
+ffffffff81db87d0 T amdgpu_vm_need_pipeline_sync
+ffffffff81db88e0 T amdgpu_vm_flush
+ffffffff81db8dc0 T amdgpu_vm_bo_find
+ffffffff81db8e20 T amdgpu_vm_map_gart
+ffffffff81db8e60 T amdgpu_vm_update_pdes
+ffffffff81db9090 T amdgpu_vm_update_range
+ffffffff81db9730 t amdgpu_vm_tlb_seq_cb
+ffffffff81db9760 T amdgpu_vm_get_memory
+ffffffff81db98e0 T amdgpu_vm_bo_update
+ffffffff81db9d60 T amdgpu_vm_clear_freed
+ffffffff81db9ee0 T amdgpu_vm_handle_moved
+ffffffff81dba100 T amdgpu_vm_bo_add
+ffffffff81dba1d0 T amdgpu_vm_bo_map
+ffffffff81dba520 T amdgpu_vm_bo_replace_map
+ffffffff81dba800 T amdgpu_vm_bo_clear_mappings
+ffffffff81dbad30 T amdgpu_vm_bo_unmap
+ffffffff81dbae60 T amdgpu_vm_bo_lookup_mapping
+ffffffff81dbaed0 T amdgpu_vm_bo_trace_cs
+ffffffff81dbaf00 T amdgpu_vm_bo_del
+ffffffff81dbb0f0 T amdgpu_vm_evictable
+ffffffff81dbb1a0 T amdgpu_vm_bo_invalidate
+ffffffff81dbb460 T amdgpu_vm_adjust_size
+ffffffff81dbb6d0 T amdgpu_vm_wait_idle
+ffffffff81dbb740 T amdgpu_vm_init
+ffffffff81dbbb00 t amdgpu_bo_reserve
+ffffffff81dbbc60 t amdgpu_bo_unreserve
+ffffffff81dbbd40 T amdgpu_vm_make_compute
+ffffffff81dbbf40 T amdgpu_vm_release_compute
+ffffffff81dbbff0 T amdgpu_vm_fini
+ffffffff81dbc450 T amdgpu_vm_manager_init
+ffffffff81dbc5f0 T amdgpu_vm_manager_fini
+ffffffff81dbc650 T amdgpu_vm_ioctl
+ffffffff81dbc770 T amdgpu_vm_get_task_info
+ffffffff81dbc810 T amdgpu_vm_set_task_info
+ffffffff81dbc900 T amdgpu_vm_handle_fault
+ffffffff81dbcad0 t amdgpu_vm_add_prt_cb
+ffffffff81dbcc20 t amdgpu_vm_prt_cb
+ffffffff81dbd000 t amdgpu_vm_cpu_map_table
+ffffffff81dbd020 t amdgpu_vm_cpu_prepare
+ffffffff81dbd070 t amdgpu_vm_cpu_update
+ffffffff81dbd170 t amdgpu_vm_cpu_commit
+ffffffff81dbe000 T amdgpu_vm_pt_clear
+ffffffff81dbe430 T amdgpu_vm_pt_create
+ffffffff81dbe950 T amdgpu_vm_pt_free_work
+ffffffff81dbec20 t amdgpu_vm_pt_free
+ffffffff81dbed00 T amdgpu_vm_pt_free_root
+ffffffff81dbed20 t amdgpu_vm_pt_free_dfs
+ffffffff81dbfa90 T amdgpu_vm_pt_is_root_clean
+ffffffff81dbfb60 T amdgpu_vm_pde_update
+ffffffff81dbfc50 T amdgpu_vm_ptes_update
+ffffffff81dc0620 t amdgpu_vm_pt_next
+ffffffff81dc1000 t amdgpu_vm_sdma_map_table
+ffffffff81dc1060 t amdgpu_vm_sdma_prepare
+ffffffff81dc1100 t amdgpu_vm_sdma_update
+ffffffff81dc15e0 t amdgpu_vm_sdma_commit
+ffffffff81dc2000 T amdgpu_vram_mgr_bo_visible_size
+ffffffff81dc2110 T amdgpu_vram_mgr_reserve_range
+ffffffff81dc21f0 t amdgpu_vram_mgr_do_reserve
+ffffffff81dc2370 T amdgpu_vram_mgr_query_page_status
+ffffffff81dc2450 T amdgpu_vram_mgr_alloc_sgt
+ffffffff81dc24a0 T amdgpu_vram_mgr_free_sgt
+ffffffff81dc24d0 T amdgpu_vram_mgr_vis_usage
+ffffffff81dc2500 T amdgpu_vram_mgr_init
+ffffffff81dc26d0 T amdgpu_vram_mgr_fini
+ffffffff81dc28e0 t amdgpu_vram_mgr_new
+ffffffff81dc2e70 t amdgpu_vram_mgr_del
+ffffffff81dc2f50 t amdgpu_vram_mgr_intersects
+ffffffff81dc2fd0 t amdgpu_vram_mgr_compatible
+ffffffff81dc3050 t amdgpu_vram_mgr_debug
+ffffffff81dc4000 t amdgpu_xgmi_hive_release
+ffffffff81dc4050 T amdgpu_get_xgmi_hive
+ffffffff81dc40a0 T amdgpu_put_xgmi_hive
+ffffffff81dc40f0 T amdgpu_xgmi_set_pstate
+ffffffff81dc4140 T amdgpu_xgmi_update_topology
+ffffffff81dc4200 T amdgpu_xgmi_get_hops_count
+ffffffff81dc4270 T amdgpu_xgmi_get_num_links
+ffffffff81dc42e0 T amdgpu_xgmi_add_device
+ffffffff81dc4500 T amdgpu_xgmi_remove_device
+ffffffff81dc4650 T amdgpu_xgmi_get_relative_phy_addr
+ffffffff81dc4690 t amdgpu_ras_error_inject_xgmi
+ffffffff81dc4800 t amdgpu_xgmi_query_ras_error_count
+ffffffff81dc5020 t amdgpu_xgmi_reset_ras_error_count
+ffffffff81dc5340 t amdgpu_xgmi_ras_late_init
+ffffffff81dc6000 T arct_reg_base_init
+ffffffff81dc7000 T athub_v1_0_set_clockgating
+ffffffff81dc7210 T athub_v1_0_get_clockgating
+ffffffff81dc8000 T athub_v2_0_set_clockgating
+ffffffff81dc81e0 T athub_v2_0_get_clockgating
+ffffffff81dc9000 T athub_v2_1_set_clockgating
+ffffffff81dc91f0 T athub_v2_1_get_clockgating
+ffffffff81dca000 T athub_v3_0_set_clockgating
+ffffffff81dca0d0 T athub_v3_0_get_clockgating
+ffffffff81dca120 t athub_v3_0_get_cg_cntl
+ffffffff81dca1c0 t athub_v3_0_set_cg_cntl
+ffffffff81dcb000 t cz_ih_early_init
+ffffffff81dcb050 t cz_ih_sw_init
+ffffffff81dcb0b0 t cz_ih_sw_fini
+ffffffff81dcb0f0 t cz_ih_hw_init
+ffffffff81dcb320 t cz_ih_hw_fini
+ffffffff81dcb3f0 t cz_ih_suspend
+ffffffff81dcb4c0 t cz_ih_resume
+ffffffff81dcb500 t cz_ih_is_idle
+ffffffff81dcb550 t cz_ih_wait_for_idle
+ffffffff81dcb5f0 t cz_ih_soft_reset
+ffffffff81dcb6d0 t cz_ih_set_clockgating_state
+ffffffff81dcb700 t cz_ih_set_powergating_state
+ffffffff81dcb730 t cz_ih_get_wptr
+ffffffff81dcb820 t cz_ih_decode_iv
+ffffffff81dcb8a0 t cz_ih_set_rptr
+ffffffff81dcc000 T dce_v10_0_disable_dce
+ffffffff81dcc170 t dce_v10_0_early_init
+ffffffff81dcc230 t dce_v10_0_sw_init
+ffffffff81dcc6a0 t dce_v10_0_sw_fini
+ffffffff81dcc7d0 t dce_v10_0_hw_init
+ffffffff81dccb40 t dce_v10_0_hw_fini
+ffffffff81dcccd0 t dce_v10_0_suspend
+ffffffff81dccd30 t dce_v10_0_resume
+ffffffff81dccda0 t dce_v10_0_is_idle
+ffffffff81dccdd0 t dce_v10_0_wait_for_idle
+ffffffff81dcce00 t dce_v10_0_check_soft_reset
+ffffffff81dcce10 t dce_v10_0_soft_reset
+ffffffff81dccee0 t dce_v10_0_set_clockgating_state
+ffffffff81dccf10 t dce_v10_0_set_powergating_state
+ffffffff81dccf40 t dce_v10_0_audio_endpt_rreg
+ffffffff81dccfd0 t dce_v10_0_audio_endpt_wreg
+ffffffff81dcd050 t dce_v10_0_bandwidth_update
+ffffffff81dcdac0 t dce_v10_0_vblank_get_counter
+ffffffff81dcdb10 t dce_v10_0_hpd_sense
+ffffffff81dcdb70 t dce_v10_0_hpd_set_polarity
+ffffffff81dcdc40 t dce_v10_0_hpd_get_gpio_reg
+ffffffff81dcdc70 t dce_v10_0_page_flip
+ffffffff81dcdd60 t dce_v10_0_crtc_get_scanoutpos
+ffffffff81dcde00 t dce_v10_0_encoder_add
+ffffffff81dce030 t dce_v10_0_latency_watermark
+ffffffff81dce250 t dce_v10_0_encoder_destroy
+ffffffff81dce2b0 t dce_v10_0_encoder_prepare
+ffffffff81dce4b0 t dce_v10_0_encoder_commit
+ffffffff81dce4e0 t dce_v10_0_encoder_mode_set
+ffffffff81dcf380 t dce_v10_0_encoder_disable
+ffffffff81dcf490 t dce_v10_0_ext_dpms
+ffffffff81dcf4c0 t dce_v10_0_ext_prepare
+ffffffff81dcf4f0 t dce_v10_0_ext_commit
+ffffffff81dcf520 t dce_v10_0_ext_mode_set
+ffffffff81dcf550 t dce_v10_0_ext_disable
+ffffffff81dcf580 t dce_v10_0_set_crtc_irq_state
+ffffffff81dcf660 t dce_v10_0_crtc_irq
+ffffffff81dcf890 t dce_v10_0_set_crtc_vblank_interrupt_state
+ffffffff81dcf960 t dce_v10_0_set_crtc_vline_interrupt_state
+ffffffff81dcfa30 t dce_v10_0_set_pageflip_irq_state
+ffffffff81dcfae0 t dce_v10_0_pageflip_irq
+ffffffff81dcfc40 t dce_v10_0_set_hpd_irq_state
+ffffffff81dcfd10 t dce_v10_0_hpd_irq
+ffffffff81dcfe30 t dce_v10_0_crtc_cursor_set2
+ffffffff81dd01a0 t dce_v10_0_crtc_cursor_move
+ffffffff81dd0280 t dce_v10_0_crtc_gamma_set
+ffffffff81dd02c0 t dce_v10_0_crtc_destroy
+ffffffff81dd02f0 t amdgpu_bo_reserve
+ffffffff81dd0500 t amdgpu_bo_unreserve
+ffffffff81dd05e0 t dce_v10_0_cursor_move_locked
+ffffffff81dd0730 t dce_v10_0_crtc_load_lut
+ffffffff81dd0ac0 t dce_v10_0_crtc_dpms
+ffffffff81dd0c90 t dce_v10_0_crtc_prepare
+ffffffff81dd0cd0 t dce_v10_0_crtc_commit
+ffffffff81dd0d00 t dce_v10_0_crtc_mode_fixup
+ffffffff81dd0ec0 t dce_v10_0_crtc_mode_set
+ffffffff81dd10b0 t dce_v10_0_crtc_set_base
+ffffffff81dd10d0 t dce_v10_0_crtc_set_base_atomic
+ffffffff81dd10f0 t dce_v10_0_crtc_disable
+ffffffff81dd1290 t dce_v10_0_crtc_do_set_base
+ffffffff81dd1940 t dce_v10_0_is_display_hung
+ffffffff81dd2000 T dce_v11_0_disable_dce
+ffffffff81dd2160 t dce_v11_0_early_init
+ffffffff81dd22b0 t dce_v11_0_sw_init
+ffffffff81dd2730 t dce_v11_0_sw_fini
+ffffffff81dd2860 t dce_v11_0_hw_init
+ffffffff81dd2c30 t dce_v11_0_hw_fini
+ffffffff81dd2dc0 t dce_v11_0_suspend
+ffffffff81dd2e20 t dce_v11_0_resume
+ffffffff81dd2e90 t dce_v11_0_is_idle
+ffffffff81dd2ec0 t dce_v11_0_wait_for_idle
+ffffffff81dd2ef0 t dce_v11_0_soft_reset
+ffffffff81dd3110 t dce_v11_0_set_clockgating_state
+ffffffff81dd3140 t dce_v11_0_set_powergating_state
+ffffffff81dd3170 t dce_v11_0_audio_endpt_rreg
+ffffffff81dd3200 t dce_v11_0_audio_endpt_wreg
+ffffffff81dd3280 t dce_v11_0_bandwidth_update
+ffffffff81dd3cf0 t dce_v11_0_vblank_get_counter
+ffffffff81dd3d40 t dce_v11_0_hpd_sense
+ffffffff81dd3da0 t dce_v11_0_hpd_set_polarity
+ffffffff81dd3e70 t dce_v11_0_hpd_get_gpio_reg
+ffffffff81dd3ea0 t dce_v11_0_page_flip
+ffffffff81dd3fa0 t dce_v11_0_crtc_get_scanoutpos
+ffffffff81dd4040 t dce_v11_0_encoder_add
+ffffffff81dd4270 t dce_v11_0_latency_watermark
+ffffffff81dd4490 t dce_v11_0_encoder_destroy
+ffffffff81dd44f0 t dce_v11_0_encoder_prepare
+ffffffff81dd46f0 t dce_v11_0_encoder_commit
+ffffffff81dd4720 t dce_v11_0_encoder_mode_set
+ffffffff81dd55c0 t dce_v11_0_encoder_disable
+ffffffff81dd56d0 t dce_v11_0_ext_dpms
+ffffffff81dd5700 t dce_v11_0_ext_prepare
+ffffffff81dd5730 t dce_v11_0_ext_commit
+ffffffff81dd5760 t dce_v11_0_ext_mode_set
+ffffffff81dd5790 t dce_v11_0_ext_disable
+ffffffff81dd57c0 t dce_v11_0_set_crtc_irq_state
+ffffffff81dd58a0 t dce_v11_0_crtc_irq
+ffffffff81dd5ac0 t dce_v11_0_set_crtc_vblank_interrupt_state
+ffffffff81dd5b90 t dce_v11_0_set_crtc_vline_interrupt_state
+ffffffff81dd5c60 t dce_v11_0_set_pageflip_irq_state
+ffffffff81dd5d10 t dce_v11_0_pageflip_irq
+ffffffff81dd5e70 t dce_v11_0_set_hpd_irq_state
+ffffffff81dd5f40 t dce_v11_0_hpd_irq
+ffffffff81dd6060 t dce_v11_0_crtc_cursor_set2
+ffffffff81dd63d0 t dce_v11_0_crtc_cursor_move
+ffffffff81dd64b0 t dce_v11_0_crtc_gamma_set
+ffffffff81dd64f0 t dce_v11_0_crtc_destroy
+ffffffff81dd6520 t amdgpu_bo_reserve
+ffffffff81dd6730 t amdgpu_bo_unreserve
+ffffffff81dd6810 t dce_v11_0_cursor_move_locked
+ffffffff81dd6960 t dce_v11_0_crtc_load_lut
+ffffffff81dd6cd0 t dce_v11_0_crtc_dpms
+ffffffff81dd6ea0 t dce_v11_0_crtc_prepare
+ffffffff81dd6ee0 t dce_v11_0_crtc_commit
+ffffffff81dd6f10 t dce_v11_0_crtc_mode_fixup
+ffffffff81dd7180 t dce_v11_0_crtc_mode_set
+ffffffff81dd73e0 t dce_v11_0_crtc_set_base
+ffffffff81dd7400 t dce_v11_0_crtc_set_base_atomic
+ffffffff81dd7420 t dce_v11_0_crtc_disable
+ffffffff81dd75c0 t dce_v11_0_crtc_do_set_base
+ffffffff81dd8000 t df_v1_7_sw_init
+ffffffff81dd8040 t df_v1_7_sw_fini
+ffffffff81dd8070 t df_v1_7_enable_broadcast_mode
+ffffffff81dd8190 t df_v1_7_get_fb_channel_number
+ffffffff81dd8210 t df_v1_7_get_hbm_channel_number
+ffffffff81dd8260 t df_v1_7_update_medium_grain_clock_gating
+ffffffff81dd83d0 t df_v1_7_get_clockgating_state
+ffffffff81dd8460 t df_v1_7_enable_ecc_force_par_wr_rmw
+ffffffff81dd9000 t df_v3_6_sw_init
+ffffffff81dd9150 t df_v3_6_sw_fini
+ffffffff81dd9180 t df_v3_6_enable_broadcast_mode
+ffffffff81dd92a0 t df_v3_6_get_fb_channel_number
+ffffffff81dd9380 t df_v3_6_get_hbm_channel_number
+ffffffff81dd93d0 t df_v3_6_update_medium_grain_clock_gating
+ffffffff81dd9570 t df_v3_6_get_clockgating_state
+ffffffff81dd9600 t df_v3_6_pmc_start
+ffffffff81dd9980 t df_v3_6_pmc_stop
+ffffffff81dd9c20 t df_v3_6_pmc_get_count
+ffffffff81dd9db0 t df_v3_6_get_fica
+ffffffff81dd9ec0 t df_v3_6_set_fica
+ffffffff81dd9fa0 t df_v3_6_query_ras_poison_mode
+ffffffff81dda110 t df_v3_6_perfmon_arm_with_status
+ffffffff81ddb000 T dimgrey_cavefish_reg_base_init
+ffffffff81ddc000 T emu_soc_asic_init
+ffffffff81ddd000 t gfx_v10_0_early_init
+ffffffff81ddd420 t gfx_v10_0_late_init
+ffffffff81ddd490 t gfx_v10_0_sw_init
+ffffffff81dde840 t gfx_v10_0_sw_fini
+ffffffff81ddeb80 t gfx_v10_0_hw_init
+ffffffff81de1730 t gfx_v10_0_hw_fini
+ffffffff81de1a20 t gfx_v10_0_suspend
+ffffffff81de1a60 t gfx_v10_0_resume
+ffffffff81de1a70 t gfx_v10_0_is_idle
+ffffffff81de1b00 t gfx_v10_0_wait_for_idle
+ffffffff81de1be0 t gfx_v10_0_soft_reset
+ffffffff81de1f30 t gfx_v10_0_set_clockgating_state
+ffffffff81de21d0 t gfx_v10_0_set_powergating_state
+ffffffff81de23f0 t gfx_v10_0_get_clockgating_state
+ffffffff81de2500 t gfx10_kiq_set_resources
+ffffffff81de2830 t gfx10_kiq_map_queues
+ffffffff81de2bc0 t gfx10_kiq_unmap_queues
+ffffffff81de2fc0 t gfx10_kiq_query_status
+ffffffff81de32c0 t gfx10_kiq_invalidate_tlbs
+ffffffff81de33e0 t gfx_v10_0_ring_get_rptr_compute
+ffffffff81de3410 t gfx_v10_0_ring_get_wptr_compute
+ffffffff81de3480 t gfx_v10_0_ring_set_wptr_compute
+ffffffff81de35c0 t gfx_v10_0_ring_emit_ib_compute
+ffffffff81de3910 t gfx_v10_0_ring_emit_fence_kiq
+ffffffff81de3d50 t gfx_v10_0_ring_test_ring
+ffffffff81de3fc0 t gfx_v10_0_ring_test_ib
+ffffffff81de4270 t gfx_v10_0_ring_emit_rreg
+ffffffff81de4510 t gfx_v10_0_ring_emit_wreg
+ffffffff81de4750 t gfx_v10_0_ring_emit_reg_wait
+ffffffff81de47a0 t gfx_v10_0_ring_emit_reg_write_reg_wait
+ffffffff81de4830 t gfx_v10_0_wait_reg_mem
+ffffffff81de4b60 t gfx_v10_0_ring_get_rptr_gfx
+ffffffff81de4b90 t gfx_v10_0_ring_get_wptr_gfx
+ffffffff81de4ca0 t gfx_v10_0_ring_set_wptr_gfx
+ffffffff81de4eb0 t gfx_v10_0_ring_emit_ib_gfx
+ffffffff81de5560 t gfx_v10_0_ring_emit_fence
+ffffffff81de5930 t gfx_v10_0_ring_emit_pipeline_sync
+ffffffff81de5990 t gfx_v10_0_ring_emit_vm_flush
+ffffffff81de5b60 t gfx_v10_0_ring_emit_hdp_flush
+ffffffff81de5c30 t gfx_v10_0_ring_emit_gds_switch
+ffffffff81de5d10 t gfx_v10_0_ring_emit_init_cond_exec
+ffffffff81de5f40 t gfx_v10_0_ring_emit_patch_cond_exec
+ffffffff81de6000 t gfx_v10_0_ring_emit_sb
+ffffffff81de60f0 t gfx_v10_0_ring_emit_cntxcntl
+ffffffff81de65e0 t gfx_v10_0_ring_emit_frame_cntl
+ffffffff81de66f0 t gfx_v10_0_ring_soft_recovery
+ffffffff81de6760 t gfx_v10_0_ring_preempt_ib
+ffffffff81de68d0 t gfx_v10_0_emit_mem_sync
+ffffffff81de6c10 t gfx_v10_0_write_data_to_reg
+ffffffff81de6e20 t gfx_v10_0_set_eop_interrupt_state
+ffffffff81de6f00 t gfx_v10_0_eop_irq
+ffffffff81de70d0 t gfx_v10_0_set_gfx_eop_interrupt_state
+ffffffff81de7260 t gfx_v10_0_set_compute_eop_interrupt_state
+ffffffff81de7410 t gfx_v10_0_kiq_set_interrupt_state
+ffffffff81de76f0 t gfx_v10_0_kiq_irq
+ffffffff81de7770 t gfx_v10_0_set_priv_reg_fault_state
+ffffffff81de7890 t gfx_v10_0_priv_reg_irq
+ffffffff81de78f0 t gfx_v10_0_handle_priv_fault
+ffffffff81de7a80 t gfx_v10_0_set_priv_inst_fault_state
+ffffffff81de7ba0 t gfx_v10_0_priv_inst_irq
+ffffffff81de7c00 t gfx_v10_0_is_rlc_enabled
+ffffffff81de7c80 t gfx_v10_0_set_safe_mode
+ffffffff81de7f20 t gfx_v10_0_unset_safe_mode
+ffffffff81de7fd0 t gfx_v10_0_rlc_init
+ffffffff81de8050 t gfx_v10_0_get_csb_size
+ffffffff81de80b0 t gfx_v10_0_get_csb_buffer
+ffffffff81de8230 t gfx_v10_0_rlc_resume
+ffffffff81de8d30 t gfx_v10_0_rlc_stop
+ffffffff81de8e10 t gfx_v10_0_rlc_reset
+ffffffff81de8fb0 t gfx_v10_0_rlc_start
+ffffffff81de9150 t gfx_v10_0_update_spm_vmid
+ffffffff81de9280 t gfx_v10_0_wait_for_rlc_autoload_complete
+ffffffff81de9e10 t gfx_v10_0_init_csb
+ffffffff81dea0e0 t gfx_v10_0_is_rlcg_access_range
+ffffffff81dea110 t gfx_v10_0_gfx_mqd_init
+ffffffff81dea4f0 t gfx_v10_0_compute_mqd_init
+ffffffff81dea990 t amdgpu_bo_unreserve
+ffffffff81deaa70 t gfx_v10_0_get_gpu_clock_counter
+ffffffff81deaf70 t gfx_v10_0_select_se_sh
+ffffffff81deb010 t gfx_v10_0_read_wave_data
+ffffffff81deb270 t gfx_v10_0_read_wave_vgprs
+ffffffff81deb2a0 t gfx_v10_0_read_wave_sgprs
+ffffffff81deb320 t gfx_v10_0_select_me_pipe_q
+ffffffff81deb340 t gfx_v10_0_init_spm_golden_registers
+ffffffff81deb3b0 t gfx_v10_0_update_perfmon_mgcg
+ffffffff81deb4d0 t wave_read_ind
+ffffffff81deb5b0 t wave_read_regs
+ffffffff81deb710 t gfx_v10_0_cp_resume
+ffffffff81dee350 t gfx_v10_3_get_disabled_sa
+ffffffff81dee460 t gfx_v10_0_get_rb_active_bitmap
+ffffffff81dee580 t gfx_v10_0_get_wgp_active_bitmap_per_sh
+ffffffff81dee690 t gfx_v10_0_enable_gui_idle_interrupt
+ffffffff81dee7a0 t gfx_v10_0_cp_gfx_enable
+ffffffff81dee9e0 t gfx_v10_0_cp_compute_enable
+ffffffff81deeb70 t amdgpu_bo_reserve
+ffffffff81deecf0 t gfx_v10_0_kiq_init_register
+ffffffff81defb60 t gfx_v10_0_cp_gfx_switch_pipe
+ffffffff81defc60 t gfx_v10_0_cp_gfx_set_doorbell
+ffffffff81deff30 t gfx_v10_0_cp_gfx_start
+ffffffff81df0910 t gfx_v10_0_update_fine_grain_clock_gating
+ffffffff81df0c30 t gfx_v10_0_update_medium_grain_clock_gating
+ffffffff81df1350 t gfx_v10_0_update_3d_clock_gating
+ffffffff81df1710 t gfx_v10_0_update_coarse_grain_clock_gating
+ffffffff81df2000 t gfx_v11_0_early_init
+ffffffff81df23a0 t gfx_v11_0_late_init
+ffffffff81df2410 t gfx_v11_0_sw_init
+ffffffff81df3360 t gfx_v11_0_sw_fini
+ffffffff81df3640 t gfx_v11_0_hw_init
+ffffffff81df7ac0 t gfx_v11_0_hw_fini
+ffffffff81df7d40 t gfx_v11_0_suspend
+ffffffff81df7d80 t gfx_v11_0_resume
+ffffffff81df7d90 t gfx_v11_0_is_idle
+ffffffff81df7e20 t gfx_v11_0_wait_for_idle
+ffffffff81df7f00 t gfx_v11_0_check_soft_reset
+ffffffff81df8030 t gfx_v11_0_soft_reset
+ffffffff81df8d10 t gfx_v11_0_post_soft_reset
+ffffffff81df8d20 t gfx_v11_0_set_clockgating_state
+ffffffff81df9900 t gfx_v11_0_set_powergating_state
+ffffffff81df9af0 t gfx_v11_0_get_clockgating_state
+ffffffff81df9cc0 t gfx11_kiq_set_resources
+ffffffff81df9ff0 t gfx11_kiq_map_queues
+ffffffff81dfa380 t gfx11_kiq_unmap_queues
+ffffffff81dfa780 t gfx11_kiq_query_status
+ffffffff81dfaa80 t gfx11_kiq_invalidate_tlbs
+ffffffff81dfaba0 t gfx_v11_0_ring_get_rptr_compute
+ffffffff81dfabd0 t gfx_v11_0_ring_get_wptr_compute
+ffffffff81dfac40 t gfx_v11_0_ring_set_wptr_compute
+ffffffff81dfad80 t gfx_v11_0_ring_emit_ib_compute
+ffffffff81dfb0d0 t gfx_v11_0_ring_emit_fence_kiq
+ffffffff81dfb510 t gfx_v11_0_ring_test_ring
+ffffffff81dfb7a0 t gfx_v11_0_ring_test_ib
+ffffffff81dfba60 t gfx_v11_0_ring_emit_rreg
+ffffffff81dfbd00 t gfx_v11_0_ring_emit_wreg
+ffffffff81dfbf40 t gfx_v11_0_ring_emit_reg_wait
+ffffffff81dfbf90 t gfx_v11_0_ring_emit_reg_write_reg_wait
+ffffffff81dfc000 t gfx_v11_0_wait_reg_mem
+ffffffff81dfc330 t gfx_v11_0_ring_get_rptr_gfx
+ffffffff81dfc360 t gfx_v11_0_ring_get_wptr_gfx
+ffffffff81dfc470 t gfx_v11_0_ring_set_wptr_gfx
+ffffffff81dfc680 t gfx_v11_0_ring_emit_ib_gfx
+ffffffff81dfcd20 t gfx_v11_0_ring_emit_fence
+ffffffff81dfd0f0 t gfx_v11_0_ring_emit_pipeline_sync
+ffffffff81dfd150 t gfx_v11_0_ring_emit_vm_flush
+ffffffff81dfd320 t gfx_v11_0_ring_emit_hdp_flush
+ffffffff81dfd3f0 t gfx_v11_0_ring_emit_gds_switch
+ffffffff81dfd4d0 t gfx_v11_0_ring_emit_init_cond_exec
+ffffffff81dfd700 t gfx_v11_0_ring_emit_patch_cond_exec
+ffffffff81dfd7c0 t gfx_v11_0_ring_emit_cntxcntl
+ffffffff81dfd920 t gfx_v11_0_ring_emit_frame_cntl
+ffffffff81dfda30 t gfx_v11_0_ring_soft_recovery
+ffffffff81dfdaa0 t gfx_v11_0_ring_preempt_ib
+ffffffff81dfdc10 t gfx_v11_0_emit_mem_sync
+ffffffff81dfdf50 t gfx_v11_0_write_data_to_reg
+ffffffff81dfe160 t gfx_v11_0_set_eop_interrupt_state
+ffffffff81dfe1f0 t gfx_v11_0_eop_irq
+ffffffff81dfe3c0 t gfx_v11_0_set_gfx_eop_interrupt_state
+ffffffff81dfe550 t gfx_v11_0_set_compute_eop_interrupt_state
+ffffffff81dfe6e0 t gfx_v11_0_set_priv_reg_fault_state
+ffffffff81dfe800 t gfx_v11_0_priv_reg_irq
+ffffffff81dfe860 t gfx_v11_0_handle_priv_fault
+ffffffff81dfe9f0 t gfx_v11_0_set_priv_inst_fault_state
+ffffffff81dfeb10 t gfx_v11_0_priv_inst_irq
+ffffffff81dfeb70 t gfx_v11_0_is_rlc_enabled
+ffffffff81dfebf0 t gfx_v11_0_set_safe_mode
+ffffffff81dfed40 t gfx_v11_0_unset_safe_mode
+ffffffff81dfedb0 t gfx_v11_0_rlc_init
+ffffffff81dfee30 t gfx_v11_0_get_csb_size
+ffffffff81dfee90 t gfx_v11_0_get_csb_buffer
+ffffffff81dff010 t gfx_v11_0_rlc_resume
+ffffffff81dffd30 t gfx_v11_0_rlc_stop
+ffffffff81dffe10 t gfx_v11_0_rlc_reset
+ffffffff81dfffb0 t gfx_v11_0_rlc_start
+ffffffff81e00150 t gfx_v11_0_update_spm_vmid
+ffffffff81e00250 t gfx_v11_0_init_csb
+ffffffff81e003d0 t gfx_v11_0_gfx_mqd_init
+ffffffff81e007a0 t gfx_v11_0_compute_mqd_init
+ffffffff81e00cc0 t amdgpu_bo_unreserve
+ffffffff81e00da0 t gfx_v11_0_get_gpu_clock_counter
+ffffffff81e00ed0 t gfx_v11_0_select_se_sh
+ffffffff81e00f70 t gfx_v11_0_read_wave_data
+ffffffff81e011b0 t gfx_v11_0_read_wave_vgprs
+ffffffff81e011e0 t gfx_v11_0_read_wave_sgprs
+ffffffff81e01260 t gfx_v11_0_select_me_pipe_q
+ffffffff81e01280 t gfx_v11_0_update_perf_clk
+ffffffff81e013b0 t wave_read_ind
+ffffffff81e01490 t wave_read_regs
+ffffffff81e015f0 t gfx_v11_0_disable_gpa_mode
+ffffffff81e01780 t gfx_v11_0_cp_resume
+ffffffff81e05820 t gfx_v11_0_config_me_cache
+ffffffff81e05bc0 t gfx_v11_0_config_pfp_cache
+ffffffff81e05f60 t gfx_v11_0_config_mec_cache
+ffffffff81e06300 t gfx_v11_0_enable_gui_idle_interrupt
+ffffffff81e06410 t gfx_v11_0_cp_compute_enable
+ffffffff81e065e0 t gfx_v11_0_cp_gfx_enable
+ffffffff81e067d0 t amdgpu_bo_reserve
+ffffffff81e06950 t gfx_v11_0_kiq_init_register
+ffffffff81e077c0 t gfx_v11_0_cp_gfx_switch_pipe
+ffffffff81e078a0 t gfx_v11_0_cp_gfx_set_doorbell
+ffffffff81e07a80 t gfx_v11_0_cp_gfx_start
+ffffffff81e09000 t gfx_v8_0_early_init
+ffffffff81e09320 t gfx_v8_0_late_init
+ffffffff81e09a20 t gfx_v8_0_sw_init
+ffffffff81e0b0f0 t gfx_v8_0_sw_fini
+ffffffff81e0b3b0 t gfx_v8_0_hw_init
+ffffffff81e0d5e0 t gfx_v8_0_hw_fini
+ffffffff81e0dad0 t gfx_v8_0_suspend
+ffffffff81e0db10 t gfx_v8_0_resume
+ffffffff81e0db20 t gfx_v8_0_is_idle
+ffffffff81e0db90 t gfx_v8_0_wait_for_idle
+ffffffff81e0dc40 t gfx_v8_0_check_soft_reset
+ffffffff81e0dd20 t gfx_v8_0_pre_soft_reset
+ffffffff81e0dea0 t gfx_v8_0_soft_reset
+ffffffff81e0e060 t gfx_v8_0_post_soft_reset
+ffffffff81e0e220 t gfx_v8_0_set_clockgating_state
+ffffffff81e0e4e0 t gfx_v8_0_set_powergating_state
+ffffffff81e0e8a0 t gfx_v8_0_get_clockgating_state
+ffffffff81e0e980 t gfx_v8_0_get_gpu_clock_counter
+ffffffff81e0ea20 t gfx_v8_0_select_se_sh
+ffffffff81e0ea80 t gfx_v8_0_read_wave_data
+ffffffff81e0ef20 t gfx_v8_0_read_wave_sgprs
+ffffffff81e0efd0 t gfx_v8_0_select_me_pipe_q
+ffffffff81e0eff0 t gfx_v8_0_ring_get_rptr
+ffffffff81e0f020 t gfx_v8_0_ring_get_wptr_compute
+ffffffff81e0f050 t gfx_v8_0_ring_set_wptr_compute
+ffffffff81e0f090 t gfx_v8_0_ring_emit_fence_kiq
+ffffffff81e0f4c0 t gfx_v8_0_ring_test_ring
+ffffffff81e0f6c0 t gfx_v8_0_ring_emit_rreg
+ffffffff81e0f960 t gfx_v8_0_ring_emit_wreg
+ffffffff81e0fba0 t gfx_v8_0_ring_get_wptr_gfx
+ffffffff81e0fc00 t gfx_v8_0_ring_set_wptr_gfx
+ffffffff81e0fc70 t gfx_v8_0_ring_emit_ib_gfx
+ffffffff81e101d0 t gfx_v8_0_ring_emit_fence_gfx
+ffffffff81e106d0 t gfx_v8_0_ring_emit_pipeline_sync
+ffffffff81e109c0 t gfx_v8_0_ring_emit_vm_flush
+ffffffff81e10d70 t gfx_v8_0_ring_emit_hdp_flush
+ffffffff81e11090 t gfx_v8_0_ring_emit_gds_switch
+ffffffff81e11860 t gfx_v8_0_ring_test_ib
+ffffffff81e11a10 t gfx_v8_0_ring_emit_init_cond_exec
+ffffffff81e11c40 t gfx_v8_0_ring_emit_patch_cond_exec
+ffffffff81e11cf0 t gfx_v8_ring_emit_sb
+ffffffff81e11de0 t gfx_v8_ring_emit_cntxcntl
+ffffffff81e12380 t gfx_v8_0_ring_soft_recovery
+ffffffff81e123b0 t gfx_v8_0_emit_mem_sync
+ffffffff81e125c0 t gfx_v8_0_ring_emit_ib_compute
+ffffffff81e128d0 t gfx_v8_0_ring_emit_fence_compute
+ffffffff81e12bd0 t gfx_v8_0_emit_mem_sync_compute
+ffffffff81e12e90 t gfx_v8_0_emit_wave_limit
+ffffffff81e13040 t gfx_v8_0_set_eop_interrupt_state
+ffffffff81e13250 t gfx_v8_0_eop_irq
+ffffffff81e13380 t gfx_v8_0_set_priv_reg_fault_state
+ffffffff81e13400 t gfx_v8_0_priv_reg_irq
+ffffffff81e13520 t gfx_v8_0_set_priv_inst_fault_state
+ffffffff81e135a0 t gfx_v8_0_priv_inst_irq
+ffffffff81e136c0 t gfx_v8_0_set_cp_ecc_int_state
+ffffffff81e13930 t gfx_v8_0_cp_ecc_error_irq
+ffffffff81e13980 t gfx_v8_0_set_sq_int_state
+ffffffff81e13a10 t gfx_v8_0_sq_irq
+ffffffff81e13ab0 t gfx_v8_0_parse_sq_irq
+ffffffff81e13d00 t gfx_v8_0_is_rlc_enabled
+ffffffff81e13d40 t gfx_v8_0_set_safe_mode
+ffffffff81e13e40 t gfx_v8_0_unset_safe_mode
+ffffffff81e13ee0 t gfx_v8_0_rlc_init
+ffffffff81e13f90 t gfx_v8_0_get_csb_size
+ffffffff81e13ff0 t gfx_v8_0_get_csb_buffer
+ffffffff81e14170 t gfx_v8_0_cp_jump_table_num
+ffffffff81e141b0 t gfx_v8_0_rlc_resume
+ffffffff81e14540 t gfx_v8_0_rlc_stop
+ffffffff81e145b0 t gfx_v8_0_rlc_reset
+ffffffff81e14630 t gfx_v8_0_rlc_start
+ffffffff81e146b0 t gfx_v8_0_update_spm_vmid
+ffffffff81e14720 t gfx_v8_0_init_save_restore_list
+ffffffff81e14b40 t gfx_v8_0_wait_for_rlc_serdes
+ffffffff81e14d60 t gfx_v8_0_sq_irq_work_func
+ffffffff81e14d80 t amdgpu_bo_unreserve
+ffffffff81e14e60 t gfx_v8_0_kiq_resume
+ffffffff81e150c0 t gfx_v8_0_cp_gfx_resume
+ffffffff81e15be0 t gfx_v8_0_kcq_resume
+ffffffff81e16610 t amdgpu_bo_reserve
+ffffffff81e16790 t gfx_v8_0_mqd_commit
+ffffffff81e16970 t gfx_v8_0_mqd_init
+ffffffff81e16d90 t gfx_v8_0_deactivate_hqd
+ffffffff81e16e50 t gfx_v8_0_update_medium_grain_clock_gating
+ffffffff81e17180 t gfx_v8_0_update_coarse_grain_clock_gating
+ffffffff81e18000 t gfx_v9_0_ras_error_inject
+ffffffff81e181a0 t gfx_v9_0_query_ras_error_count
+ffffffff81e18d40 t gfx_v9_0_reset_ras_error_count
+ffffffff81e19780 T gfx_v9_0_select_se_sh
+ffffffff81e19820 t gfx_v9_0_early_init
+ffffffff81e19c80 t gfx_v9_0_late_init
+ffffffff81e1a990 t gfx_v9_0_sw_init
+ffffffff81e1c000 t gfx_v9_0_sw_fini
+ffffffff81e1c2b0 t gfx_v9_0_hw_init
+ffffffff81e1f350 t gfx_v9_0_hw_fini
+ffffffff81e1fac0 t gfx_v9_0_suspend
+ffffffff81e1fb00 t gfx_v9_0_resume
+ffffffff81e1fb10 t gfx_v9_0_is_idle
+ffffffff81e1fb90 t gfx_v9_0_wait_for_idle
+ffffffff81e1fc70 t gfx_v9_0_soft_reset
+ffffffff81e20000 t gfx_v9_0_set_clockgating_state
+ffffffff81e200d0 t gfx_v9_0_set_powergating_state
+ffffffff81e204d0 t gfx_v9_0_get_clockgating_state
+ffffffff81e205e0 t gfx_v9_0_kiq_set_resources
+ffffffff81e20910 t gfx_v9_0_kiq_map_queues
+ffffffff81e20c50 t gfx_v9_0_kiq_unmap_queues
+ffffffff81e20fd0 t gfx_v9_0_kiq_query_status
+ffffffff81e212d0 t gfx_v9_0_kiq_invalidate_tlbs
+ffffffff81e213f0 t gfx_v9_0_ring_get_rptr_compute
+ffffffff81e21420 t gfx_v9_0_ring_get_wptr_compute
+ffffffff81e21490 t gfx_v9_0_ring_set_wptr_compute
+ffffffff81e214f0 t gfx_v9_0_ring_emit_fence_kiq
+ffffffff81e21930 t gfx_v9_0_ring_test_ring
+ffffffff81e21b60 t gfx_v9_0_ring_emit_rreg
+ffffffff81e21e00 t gfx_v9_0_ring_emit_wreg
+ffffffff81e22040 t gfx_v9_0_ring_emit_reg_wait
+ffffffff81e22090 t gfx_v9_0_ring_emit_reg_write_reg_wait
+ffffffff81e22130 t gfx_v9_0_wait_reg_mem
+ffffffff81e22460 t gfx_v9_0_ring_get_rptr_gfx
+ffffffff81e22490 t gfx_v9_0_ring_get_wptr_gfx
+ffffffff81e225a0 t gfx_v9_0_ring_set_wptr_gfx
+ffffffff81e226d0 t gfx_v9_0_ring_emit_ib_gfx
+ffffffff81e22bf0 t gfx_v9_0_ring_emit_fence
+ffffffff81e22fb0 t gfx_v9_0_ring_emit_pipeline_sync
+ffffffff81e23010 t gfx_v9_0_ring_emit_vm_flush
+ffffffff81e23120 t gfx_v9_0_ring_emit_hdp_flush
+ffffffff81e231f0 t gfx_v9_0_ring_emit_gds_switch
+ffffffff81e232d0 t gfx_v9_0_ring_test_ib
+ffffffff81e23480 t gfx_v9_0_ring_emit_init_cond_exec
+ffffffff81e236b0 t gfx_v9_0_ring_emit_patch_cond_exec
+ffffffff81e23780 t gfx_v9_ring_emit_sb
+ffffffff81e23870 t gfx_v9_ring_emit_cntxcntl
+ffffffff81e23c70 t gfx_v9_0_ring_emit_frame_cntl
+ffffffff81e23d80 t gfx_v9_0_ring_soft_recovery
+ffffffff81e23df0 t gfx_v9_0_emit_mem_sync
+ffffffff81e240b0 t gfx_v9_0_write_data_to_reg
+ffffffff81e242c0 t gfx_v9_0_ring_emit_ib_compute
+ffffffff81e245f0 t gfx_v9_0_emit_wave_limit
+ffffffff81e247c0 t gfx_v9_0_set_eop_interrupt_state
+ffffffff81e24990 t gfx_v9_0_eop_irq
+ffffffff81e24ac0 t gfx_v9_0_set_compute_eop_interrupt_state
+ffffffff81e24c70 t gfx_v9_0_set_priv_reg_fault_state
+ffffffff81e24d90 t gfx_v9_0_priv_reg_irq
+ffffffff81e24eb0 t gfx_v9_0_set_priv_inst_fault_state
+ffffffff81e24fd0 t gfx_v9_0_priv_inst_irq
+ffffffff81e250f0 t gfx_v9_0_set_cp_ecc_error_state
+ffffffff81e25920 t gfx_v9_0_is_rlc_enabled
+ffffffff81e259a0 t gfx_v9_0_set_safe_mode
+ffffffff81e25af0 t gfx_v9_0_unset_safe_mode
+ffffffff81e25b60 t gfx_v9_0_rlc_init
+ffffffff81e26370 t gfx_v9_0_get_csb_size
+ffffffff81e263d0 t gfx_v9_0_get_csb_buffer
+ffffffff81e26520 t gfx_v9_0_cp_jump_table_num
+ffffffff81e26570 t gfx_v9_0_rlc_resume
+ffffffff81e27310 t gfx_v9_0_rlc_stop
+ffffffff81e277b0 t gfx_v9_0_rlc_reset
+ffffffff81e27940 t gfx_v9_0_rlc_start
+ffffffff81e27a80 t gfx_v9_0_update_spm_vmid
+ffffffff81e27bb0 t gfx_v9_0_is_rlcg_access_range
+ffffffff81e27c00 t gfx_v9_0_init_always_on_cu_mask
+ffffffff81e27f60 t gfx_v9_0_init_csb
+ffffffff81e280f0 t gfx_v9_0_enable_lbpw
+ffffffff81e281e0 t gfx_v9_0_enable_gui_idle_interrupt
+ffffffff81e282e0 t amdgpu_bo_unreserve
+ffffffff81e283c0 t gfx_v9_0_get_gpu_clock_counter
+ffffffff81e28b40 t gfx_v9_0_read_wave_data
+ffffffff81e28d80 t gfx_v9_0_read_wave_vgprs
+ffffffff81e28da0 t gfx_v9_0_read_wave_sgprs
+ffffffff81e28df0 t gfx_v9_0_select_me_pipe_q
+ffffffff81e28e10 t wave_read_ind
+ffffffff81e28f20 t wave_read_regs
+ffffffff81e29090 t gfx_v9_0_cp_gfx_enable
+ffffffff81e29170 t amdgpu_bo_reserve
+ffffffff81e292f0 t gfx_v9_0_kiq_init_register
+ffffffff81e29f70 t gfx_v9_0_mqd_init
+ffffffff81e2a4b0 t gfx_v9_0_update_medium_grain_clock_gating
+ffffffff81e2a9c0 t gfx_v9_0_update_3d_clock_gating
+ffffffff81e2ada0 t gfx_v9_0_update_coarse_grain_clock_gating
+ffffffff81e2c000 t gfx_v9_4_ras_error_inject
+ffffffff81e2c130 t gfx_v9_4_query_ras_error_count
+ffffffff81e2cef0 t gfx_v9_4_query_ras_error_status
+ffffffff81e2d0c0 t gfx_v9_4_reset_ras_error_count
+ffffffff81e2e000 T gfx_v9_4_2_do_edc_gpr_workarounds
+ffffffff81e2e790 T gfx_v9_4_2_init_golden_registers
+ffffffff81e2e830 T gfx_v9_4_2_debug_trap_config_init
+ffffffff81e2e8d0 T gfx_v9_4_2_set_power_brake_sequence
+ffffffff81e2eaa0 t gfx_v9_4_2_ras_error_inject
+ffffffff81e2ebd0 t gfx_v9_4_2_query_ras_error_count
+ffffffff81e2ec80 t gfx_v9_4_2_query_ras_error_status
+ffffffff81e2f4d0 t gfx_v9_4_2_reset_ras_error_count
+ffffffff81e2f530 t gfx_v9_4_2_reset_ras_error_status
+ffffffff81e2f9f0 t gfx_v9_4_2_enable_watchdog_timer
+ffffffff81e2fc10 t gfx_v9_4_2_query_uctl2_poison_status
+ffffffff81e2fc90 t gfx_v9_4_2_run_shader
+ffffffff81e30010 t gfx_v9_4_2_wait_for_waves_assigned
+ffffffff81e30650 t gfx_v9_4_2_query_sram_edc_count
+ffffffff81e309a0 t gfx_v9_4_2_query_utc_edc_count
+ffffffff81e30b80 t wave_read_ind
+ffffffff81e31000 t gfxhub_v1_0_get_mc_fb_offset
+ffffffff81e31090 t gfxhub_v1_0_setup_vm_pt_regs
+ffffffff81e311d0 t gfxhub_v1_0_gart_enable
+ffffffff81e326c0 t gfxhub_v1_0_gart_disable
+ffffffff81e32950 t gfxhub_v1_0_set_fault_enable_default
+ffffffff81e32a40 t gfxhub_v1_0_init
+ffffffff81e33000 T gfxhub_v1_1_get_xgmi_info
+ffffffff81e34000 t gfxhub_v2_0_get_fb_location
+ffffffff81e34090 t gfxhub_v2_0_get_mc_fb_offset
+ffffffff81e34120 t gfxhub_v2_0_setup_vm_pt_regs
+ffffffff81e34260 t gfxhub_v2_0_gart_enable
+ffffffff81e35460 t gfxhub_v2_0_gart_disable
+ffffffff81e356a0 t gfxhub_v2_0_set_fault_enable_default
+ffffffff81e35790 t gfxhub_v2_0_init
+ffffffff81e35860 t gfxhub_v2_0_print_l2_protection_fault_status
+ffffffff81e35a40 t gfxhub_v2_0_get_invalidate_req
+ffffffff81e36000 t gfxhub_v2_1_get_fb_location
+ffffffff81e36090 t gfxhub_v2_1_get_mc_fb_offset
+ffffffff81e36120 t gfxhub_v2_1_setup_vm_pt_regs
+ffffffff81e36260 t gfxhub_v2_1_gart_enable
+ffffffff81e37540 t gfxhub_v2_1_gart_disable
+ffffffff81e377c0 t gfxhub_v2_1_set_fault_enable_default
+ffffffff81e378d0 t gfxhub_v2_1_init
+ffffffff81e379a0 t gfxhub_v2_1_get_xgmi_info
+ffffffff81e37ad0 t gfxhub_v2_1_utcl2_harvest
+ffffffff81e37cb0 t gfxhub_v2_1_save_regs
+ffffffff81e386e0 t gfxhub_v2_1_restore_regs
+ffffffff81e392c0 t gfxhub_v2_1_halt
+ffffffff81e39680 t gfxhub_v2_1_print_l2_protection_fault_status
+ffffffff81e39860 t gfxhub_v2_1_get_invalidate_req
+ffffffff81e3a000 t gfxhub_v3_0_get_fb_location
+ffffffff81e3a090 t gfxhub_v3_0_get_mc_fb_offset
+ffffffff81e3a120 t gfxhub_v3_0_setup_vm_pt_regs
+ffffffff81e3a260 t gfxhub_v3_0_gart_enable
+ffffffff81e3b4e0 t gfxhub_v3_0_gart_disable
+ffffffff81e3b760 t gfxhub_v3_0_set_fault_enable_default
+ffffffff81e3bb00 t gfxhub_v3_0_init
+ffffffff81e3bbd0 t gfxhub_v3_0_print_l2_protection_fault_status
+ffffffff81e3bdb0 t gfxhub_v3_0_get_invalidate_req
+ffffffff81e3c000 t gfxhub_v3_0_3_get_fb_location
+ffffffff81e3c090 t gfxhub_v3_0_3_get_mc_fb_offset
+ffffffff81e3c120 t gfxhub_v3_0_3_setup_vm_pt_regs
+ffffffff81e3c260 t gfxhub_v3_0_3_gart_enable
+ffffffff81e3d4f0 t gfxhub_v3_0_3_gart_disable
+ffffffff81e3d790 t gfxhub_v3_0_3_set_fault_enable_default
+ffffffff81e3d8a0 t gfxhub_v3_0_3_init
+ffffffff81e3d970 t gfxhub_v3_0_3_print_l2_protection_fault_status
+ffffffff81e3db50 t gfxhub_v3_0_3_get_invalidate_req
+ffffffff81e3e000 t gmc_v10_0_early_init
+ffffffff81e3e1f0 t gmc_v10_0_late_init
+ffffffff81e3e260 t gmc_v10_0_sw_init
+ffffffff81e3e680 t gmc_v10_0_sw_fini
+ffffffff81e3e6d0 t gmc_v10_0_hw_init
+ffffffff81e3e8a0 t gmc_v10_0_hw_fini
+ffffffff81e3e930 t gmc_v10_0_suspend
+ffffffff81e3e9c0 t gmc_v10_0_resume
+ffffffff81e3ea20 t gmc_v10_0_is_idle
+ffffffff81e3ea50 t gmc_v10_0_wait_for_idle
+ffffffff81e3ea80 t gmc_v10_0_soft_reset
+ffffffff81e3eab0 t gmc_v10_0_set_clockgating_state
+ffffffff81e3eb60 t gmc_v10_0_set_powergating_state
+ffffffff81e3eb90 t gmc_v10_0_get_clockgating_state
+ffffffff81e3ec30 t gmc_v10_0_flush_gpu_tlb
+ffffffff81e3eee0 t gmc_v10_0_flush_gpu_tlb_pasid
+ffffffff81e3f100 t gmc_v10_0_emit_flush_gpu_tlb
+ffffffff81e3f2b0 t gmc_v10_0_emit_pasid_mapping
+ffffffff81e3f320 t gmc_v10_0_map_mtype
+ffffffff81e3f370 t gmc_v10_0_get_vm_pde
+ffffffff81e3f460 t gmc_v10_0_get_vm_pte
+ffffffff81e3f510 t gmc_v10_0_get_vbios_fb_size
+ffffffff81e3f680 t gmc_v10_0_flush_vm_hub
+ffffffff81e3fae0 t gmc_v10_0_vm_fault_interrupt_state
+ffffffff81e3fb50 t gmc_v10_0_process_interrupt
+ffffffff81e3fe10 t gmc_v10_0_ecc_interrupt_state
+ffffffff81e40000 t gmc_v11_0_early_init
+ffffffff81e40230 t gmc_v11_0_late_init
+ffffffff81e402a0 t gmc_v11_0_sw_init
+ffffffff81e405c0 t gmc_v11_0_sw_fini
+ffffffff81e40610 t gmc_v11_0_hw_init
+ffffffff81e40750 t gmc_v11_0_hw_fini
+ffffffff81e407d0 t gmc_v11_0_suspend
+ffffffff81e40850 t gmc_v11_0_resume
+ffffffff81e408b0 t gmc_v11_0_is_idle
+ffffffff81e408e0 t gmc_v11_0_wait_for_idle
+ffffffff81e40910 t gmc_v11_0_soft_reset
+ffffffff81e40940 t gmc_v11_0_set_clockgating_state
+ffffffff81e409c0 t gmc_v11_0_set_powergating_state
+ffffffff81e409f0 t gmc_v11_0_get_clockgating_state
+ffffffff81e40a30 t gmc_v11_0_flush_gpu_tlb
+ffffffff81e40f00 t gmc_v11_0_flush_gpu_tlb_pasid
+ffffffff81e410f0 t gmc_v11_0_emit_flush_gpu_tlb
+ffffffff81e412a0 t gmc_v11_0_emit_pasid_mapping
+ffffffff81e41310 t gmc_v11_0_map_mtype
+ffffffff81e41360 t gmc_v11_0_get_vm_pde
+ffffffff81e41460 t gmc_v11_0_get_vm_pte
+ffffffff81e41510 t gmc_v11_0_get_vbios_fb_size
+ffffffff81e41540 t gmc_v11_0_vm_fault_interrupt_state
+ffffffff81e415b0 t gmc_v11_0_process_interrupt
+ffffffff81e417d0 t gmc_v11_0_ecc_interrupt_state
+ffffffff81e42000 t gmc_v7_0_early_init
+ffffffff81e42090 t gmc_v7_0_late_init
+ffffffff81e420e0 t gmc_v7_0_sw_init
+ffffffff81e425e0 t gmc_v7_0_sw_fini
+ffffffff81e42690 t gmc_v7_0_hw_init
+ffffffff81e43040 t gmc_v7_0_hw_fini
+ffffffff81e43100 t gmc_v7_0_suspend
+ffffffff81e43140 t gmc_v7_0_resume
+ffffffff81e431a0 t gmc_v7_0_is_idle
+ffffffff81e431f0 t gmc_v7_0_wait_for_idle
+ffffffff81e43290 t gmc_v7_0_soft_reset
+ffffffff81e434f0 t gmc_v7_0_set_clockgating_state
+ffffffff81e43750 t gmc_v7_0_set_powergating_state
+ffffffff81e43780 t gmc_v7_0_flush_gpu_tlb
+ffffffff81e437b0 t gmc_v7_0_flush_gpu_tlb_pasid
+ffffffff81e43870 t gmc_v7_0_emit_flush_gpu_tlb
+ffffffff81e43900 t gmc_v7_0_emit_pasid_mapping
+ffffffff81e43930 t gmc_v7_0_set_prt
+ffffffff81e43af0 t gmc_v7_0_get_vm_pde
+ffffffff81e43b50 t gmc_v7_0_get_vm_pte
+ffffffff81e43b90 t gmc_v7_0_get_vbios_fb_size
+ffffffff81e43c00 t gmc_v7_0_vm_fault_interrupt_state
+ffffffff81e43cd0 t gmc_v7_0_process_interrupt
+ffffffff81e44000 t gmc_v8_0_early_init
+ffffffff81e44090 t gmc_v8_0_late_init
+ffffffff81e440e0 t gmc_v8_0_sw_init
+ffffffff81e44760 t gmc_v8_0_sw_fini
+ffffffff81e44810 t gmc_v8_0_hw_init
+ffffffff81e454c0 t gmc_v8_0_hw_fini
+ffffffff81e45580 t gmc_v8_0_suspend
+ffffffff81e455c0 t gmc_v8_0_resume
+ffffffff81e45620 t gmc_v8_0_is_idle
+ffffffff81e45670 t gmc_v8_0_wait_for_idle
+ffffffff81e45710 t gmc_v8_0_check_soft_reset
+ffffffff81e45780 t gmc_v8_0_pre_soft_reset
+ffffffff81e458f0 t gmc_v8_0_soft_reset
+ffffffff81e459c0 t gmc_v8_0_post_soft_reset
+ffffffff81e45a30 t gmc_v8_0_set_clockgating_state
+ffffffff81e45ff0 t gmc_v8_0_set_powergating_state
+ffffffff81e46020 t gmc_v8_0_get_clockgating_state
+ffffffff81e46090 t gmc_v8_0_flush_gpu_tlb
+ffffffff81e460c0 t gmc_v8_0_flush_gpu_tlb_pasid
+ffffffff81e46180 t gmc_v8_0_emit_flush_gpu_tlb
+ffffffff81e46210 t gmc_v8_0_emit_pasid_mapping
+ffffffff81e46240 t gmc_v8_0_set_prt
+ffffffff81e46400 t gmc_v8_0_get_vm_pde
+ffffffff81e46460 t gmc_v8_0_get_vm_pte
+ffffffff81e464b0 t gmc_v8_0_get_vbios_fb_size
+ffffffff81e46520 t gmc_v8_0_vm_fault_interrupt_state
+ffffffff81e465f0 t gmc_v8_0_process_interrupt
+ffffffff81e47000 T gmc_v9_0_restore_registers
+ffffffff81e47150 t gmc_v9_0_early_init
+ffffffff81e47500 t gmc_v9_0_late_init
+ffffffff81e47610 t gmc_v9_0_sw_init
+ffffffff81e47cc0 t gmc_v9_0_sw_fini
+ffffffff81e47d30 t gmc_v9_0_hw_init
+ffffffff81e48130 t gmc_v9_0_hw_fini
+ffffffff81e481e0 t gmc_v9_0_suspend
+ffffffff81e48290 t gmc_v9_0_resume
+ffffffff81e482f0 t gmc_v9_0_is_idle
+ffffffff81e48320 t gmc_v9_0_wait_for_idle
+ffffffff81e48350 t gmc_v9_0_soft_reset
+ffffffff81e48380 t gmc_v9_0_set_clockgating_state
+ffffffff81e483e0 t gmc_v9_0_set_powergating_state
+ffffffff81e48410 t gmc_v9_0_get_clockgating_state
+ffffffff81e48450 t gmc_v9_0_flush_gpu_tlb
+ffffffff81e48a90 t gmc_v9_0_flush_gpu_tlb_pasid
+ffffffff81e48d60 t gmc_v9_0_emit_flush_gpu_tlb
+ffffffff81e48f30 t gmc_v9_0_emit_pasid_mapping
+ffffffff81e48fa0 t gmc_v9_0_map_mtype
+ffffffff81e48fe0 t gmc_v9_0_get_vm_pde
+ffffffff81e490e0 t gmc_v9_0_get_vm_pte
+ffffffff81e491b0 t gmc_v9_0_get_vbios_fb_size
+ffffffff81e49340 t gmc_v9_0_vm_fault_interrupt_state
+ffffffff81e496c0 t gmc_v9_0_process_interrupt
+ffffffff81e49d00 t gmc_v9_0_ecc_interrupt_state
+ffffffff81e4a000 t hdp_v4_0_query_ras_error_count
+ffffffff81e4a0c0 t hdp_v4_0_reset_ras_error_count
+ffffffff81e4a1e0 t hdp_v4_0_flush_hdp
+ffffffff81e4a230 t hdp_v4_0_invalidate_hdp
+ffffffff81e4a300 t hdp_v4_0_update_clock_gating
+ffffffff81e4a400 t hdp_v4_0_get_clockgating_state
+ffffffff81e4a450 t hdp_v4_0_init_registers
+ffffffff81e4b000 t hdp_v5_0_flush_hdp
+ffffffff81e4b050 t hdp_v5_0_invalidate_hdp
+ffffffff81e4b0f0 t hdp_v5_0_update_clock_gating
+ffffffff81e4b4e0 t hdp_v5_0_get_clockgating_state
+ffffffff81e4b600 t hdp_v5_0_init_registers
+ffffffff81e4c000 t hdp_v5_2_flush_hdp
+ffffffff81e4c050 t hdp_v5_2_update_clock_gating
+ffffffff81e4c440 t hdp_v5_2_get_clockgating_state
+ffffffff81e4d000 t hdp_v6_0_flush_hdp
+ffffffff81e4d050 t hdp_v6_0_update_clock_gating
+ffffffff81e4d360 t hdp_v6_0_get_clockgating_state
+ffffffff81e4e000 t iceland_ih_early_init
+ffffffff81e4e050 t iceland_ih_sw_init
+ffffffff81e4e0b0 t iceland_ih_sw_fini
+ffffffff81e4e0f0 t iceland_ih_hw_init
+ffffffff81e4e320 t iceland_ih_hw_fini
+ffffffff81e4e3f0 t iceland_ih_suspend
+ffffffff81e4e4c0 t iceland_ih_resume
+ffffffff81e4e500 t iceland_ih_is_idle
+ffffffff81e4e550 t iceland_ih_wait_for_idle
+ffffffff81e4e5f0 t iceland_ih_soft_reset
+ffffffff81e4e6d0 t iceland_ih_set_clockgating_state
+ffffffff81e4e700 t iceland_ih_set_powergating_state
+ffffffff81e4e730 t iceland_ih_get_wptr
+ffffffff81e4e820 t iceland_ih_decode_iv
+ffffffff81e4e8a0 t iceland_ih_set_rptr
+ffffffff81e4f000 t ih_v6_0_early_init
+ffffffff81e4f050 t ih_v6_0_sw_init
+ffffffff81e4f1b0 t ih_v6_0_sw_fini
+ffffffff81e4f1f0 t ih_v6_0_hw_init
+ffffffff81e4f7a0 t ih_v6_0_hw_fini
+ffffffff81e4f800 t ih_v6_0_suspend
+ffffffff81e4f860 t ih_v6_0_resume
+ffffffff81e4f870 t ih_v6_0_is_idle
+ffffffff81e4f8a0 t ih_v6_0_wait_for_idle
+ffffffff81e4f8d0 t ih_v6_0_soft_reset
+ffffffff81e4f900 t ih_v6_0_set_clockgating_state
+ffffffff81e4fa20 t ih_v6_0_set_powergating_state
+ffffffff81e4fb90 t ih_v6_0_get_clockgating_state
+ffffffff81e4fc20 t ih_v6_0_get_wptr
+ffffffff81e4fd10 t ih_v6_0_set_rptr
+ffffffff81e4fde0 t ih_v6_0_self_irq
+ffffffff81e4fe50 t ih_v6_0_toggle_interrupts
+ffffffff81e50030 t force_update_wptr_for_self_int
+ffffffff81e51000 t imu_v11_0_init_microcode
+ffffffff81e511f0 t imu_v11_0_load_microcode
+ffffffff81e51550 t imu_v11_0_setup
+ffffffff81e517d0 t imu_v11_0_start
+ffffffff81e518c0 t imu_v11_0_program_rlc_ram
+ffffffff81e51a70 t imu_v11_0_wait_for_reset_status
+ffffffff81e51bc0 t program_imu_rlc_ram
+ffffffff81e52000 T imu_v11_0_3_program_rlc_ram
+ffffffff81e53000 T jpeg_v1_0_early_init
+ffffffff81e53060 T jpeg_v1_0_sw_init
+ffffffff81e53130 T jpeg_v1_0_sw_fini
+ffffffff81e53150 T jpeg_v1_0_start
+ffffffff81e53bc0 t jpeg_v1_0_decode_ring_get_rptr
+ffffffff81e53c50 t jpeg_v1_0_decode_ring_get_wptr
+ffffffff81e53ce0 t jpeg_v1_0_decode_ring_set_wptr
+ffffffff81e53d50 t jpeg_v1_0_decode_ring_emit_ib
+ffffffff81e54660 t jpeg_v1_0_decode_ring_emit_fence
+ffffffff81e54fc0 t jpeg_v1_0_decode_ring_emit_vm_flush
+ffffffff81e55030 t jpeg_v1_0_decode_ring_nop
+ffffffff81e55190 t jpeg_v1_0_decode_ring_insert_start
+ffffffff81e55360 t jpeg_v1_0_decode_ring_insert_end
+ffffffff81e55530 t jpeg_v1_0_ring_begin_use
+ffffffff81e55630 t jpeg_v1_0_decode_ring_emit_wreg
+ffffffff81e55890 t jpeg_v1_0_decode_ring_emit_reg_wait
+ffffffff81e55cb0 t jpeg_v1_0_set_interrupt_state
+ffffffff81e55ce0 t jpeg_v1_0_process_interrupt
+ffffffff81e56000 T jpeg_v2_0_dec_ring_insert_start
+ffffffff81e561b0 T jpeg_v2_0_dec_ring_insert_end
+ffffffff81e56360 T jpeg_v2_0_dec_ring_emit_fence
+ffffffff81e56a50 T jpeg_v2_0_dec_ring_emit_ib
+ffffffff81e57240 T jpeg_v2_0_dec_ring_emit_reg_wait
+ffffffff81e57600 T jpeg_v2_0_dec_ring_emit_vm_flush
+ffffffff81e57670 T jpeg_v2_0_dec_ring_emit_wreg
+ffffffff81e578b0 T jpeg_v2_0_dec_ring_nop
+ffffffff81e57a10 t jpeg_v2_0_early_init
+ffffffff81e57a80 t jpeg_v2_0_sw_init
+ffffffff81e57b90 t jpeg_v2_0_sw_fini
+ffffffff81e57be0 t jpeg_v2_0_hw_init
+ffffffff81e57c60 t jpeg_v2_0_hw_fini
+ffffffff81e57d40 t jpeg_v2_0_suspend
+ffffffff81e57d70 t jpeg_v2_0_resume
+ffffffff81e57e00 t jpeg_v2_0_is_idle
+ffffffff81e57e80 t jpeg_v2_0_wait_for_idle
+ffffffff81e57f70 t jpeg_v2_0_set_clockgating_state
+ffffffff81e58020 t jpeg_v2_0_set_powergating_state
+ffffffff81e58820 t jpeg_v2_0_dec_ring_get_rptr
+ffffffff81e588b0 t jpeg_v2_0_dec_ring_get_wptr
+ffffffff81e58950 t jpeg_v2_0_dec_ring_set_wptr
+ffffffff81e589f0 t jpeg_v2_0_set_interrupt_state
+ffffffff81e58a20 t jpeg_v2_0_process_interrupt
+ffffffff81e58ab0 t jpeg_v2_0_enable_clock_gating
+ffffffff81e58c50 t jpeg_v2_0_disable_clock_gating
+ffffffff81e59000 t jpeg_v2_6_query_ras_poison_status
+ffffffff81e59140 t jpeg_v2_5_early_init
+ffffffff81e59410 t jpeg_v2_5_sw_init
+ffffffff81e59630 t jpeg_v2_5_sw_fini
+ffffffff81e59680 t jpeg_v2_5_hw_init
+ffffffff81e59770 t jpeg_v2_5_hw_fini
+ffffffff81e598b0 t jpeg_v2_5_suspend
+ffffffff81e598e0 t jpeg_v2_5_resume
+ffffffff81e599e0 t jpeg_v2_5_is_idle
+ffffffff81e59ae0 t jpeg_v2_5_wait_for_idle
+ffffffff81e59c10 t jpeg_v2_5_set_clockgating_state
+ffffffff81e59d80 t jpeg_v2_5_set_powergating_state
+ffffffff81e5a470 t jpeg_v2_5_dec_ring_get_rptr
+ffffffff81e5a510 t jpeg_v2_5_dec_ring_get_wptr
+ffffffff81e5a5c0 t jpeg_v2_5_dec_ring_set_wptr
+ffffffff81e5a670 t jpeg_v2_6_dec_ring_insert_start
+ffffffff81e5a830 t jpeg_v2_6_dec_ring_insert_end
+ffffffff81e5a9f0 t jpeg_v2_5_set_interrupt_state
+ffffffff81e5aa20 t jpeg_v2_5_process_interrupt
+ffffffff81e5ab00 t jpeg_v2_5_enable_clock_gating
+ffffffff81e5abd0 t jpeg_v2_5_disable_clock_gating
+ffffffff81e5b000 t jpeg_v3_0_early_init
+ffffffff81e5b0f0 t jpeg_v3_0_sw_init
+ffffffff81e5b200 t jpeg_v3_0_sw_fini
+ffffffff81e5b250 t jpeg_v3_0_hw_init
+ffffffff81e5b2d0 t jpeg_v3_0_hw_fini
+ffffffff81e5b3b0 t jpeg_v3_0_suspend
+ffffffff81e5b3e0 t jpeg_v3_0_resume
+ffffffff81e5b470 t jpeg_v3_0_is_idle
+ffffffff81e5b4f0 t jpeg_v3_0_wait_for_idle
+ffffffff81e5b5e0 t jpeg_v3_0_set_clockgating_state
+ffffffff81e5b690 t jpeg_v3_0_set_powergating_state
+ffffffff81e5bf40 t jpeg_v3_0_dec_ring_get_rptr
+ffffffff81e5bfd0 t jpeg_v3_0_dec_ring_get_wptr
+ffffffff81e5c070 t jpeg_v3_0_dec_ring_set_wptr
+ffffffff81e5c110 t jpeg_v3_0_set_interrupt_state
+ffffffff81e5c140 t jpeg_v3_0_process_interrupt
+ffffffff81e5c1d0 t jpeg_v3_0_enable_clock_gating
+ffffffff81e5c2a0 t jpeg_v3_0_disable_clock_gating
+ffffffff81e5d000 t jpeg_v4_0_early_init
+ffffffff81e5d080 t jpeg_v4_0_sw_init
+ffffffff81e5d190 t jpeg_v4_0_sw_fini
+ffffffff81e5d1e0 t jpeg_v4_0_hw_init
+ffffffff81e5d300 t jpeg_v4_0_hw_fini
+ffffffff81e5d3e0 t jpeg_v4_0_suspend
+ffffffff81e5d410 t jpeg_v4_0_resume
+ffffffff81e5d460 t jpeg_v4_0_is_idle
+ffffffff81e5d4e0 t jpeg_v4_0_wait_for_idle
+ffffffff81e5d5d0 t jpeg_v4_0_set_clockgating_state
+ffffffff81e5d680 t jpeg_v4_0_set_powergating_state
+ffffffff81e5de90 t jpeg_v4_0_dec_ring_get_rptr
+ffffffff81e5df20 t jpeg_v4_0_dec_ring_get_wptr
+ffffffff81e5dfc0 t jpeg_v4_0_dec_ring_set_wptr
+ffffffff81e5e060 t jpeg_v4_0_set_interrupt_state
+ffffffff81e5e090 t jpeg_v4_0_process_interrupt
+ffffffff81e5e130 t jpeg_v4_0_enable_clock_gating
+ffffffff81e5e2e0 t jpeg_v4_0_disable_clock_gating
+ffffffff81e5f000 t lsdma_v6_0_copy_mem
+ffffffff81e5f360 t lsdma_v6_0_fill_mem
+ffffffff81e5f640 t lsdma_v6_0_update_memory_power_gating
+ffffffff81e60000 t mca_v3_0_mp0_query_ras_error_count
+ffffffff81e60020 t mca_v3_0_ras_block_match
+ffffffff81e60070 t mca_v3_0_mp1_query_ras_error_count
+ffffffff81e60090 t mca_v3_0_mpio_query_ras_error_count
+ffffffff81e600b0 t mca_v3_0_init
+ffffffff81e61000 t mes_v10_0_early_init
+ffffffff81e61060 t mes_v10_0_late_init
+ffffffff81e610b0 t mes_v10_1_sw_init
+ffffffff81e61580 t mes_v10_1_sw_fini
+ffffffff81e616b0 t mes_v10_1_hw_init
+ffffffff81e61f50 t mes_v10_1_hw_fini
+ffffffff81e62010 t mes_v10_1_suspend
+ffffffff81e620f0 t mes_v10_1_resume
+ffffffff81e62140 t mes_v10_1_kiq_hw_init
+ffffffff81e62550 t mes_v10_1_add_hw_queue
+ffffffff81e626d0 t mes_v10_1_remove_hw_queue
+ffffffff81e62760 t mes_v10_1_unmap_legacy_queue
+ffffffff81e62850 t mes_v10_1_suspend_gang
+ffffffff81e62880 t mes_v10_1_resume_gang
+ffffffff81e628b0 t mes_v10_1_submit_pkt_and_poll_completion
+ffffffff81e62ab0 t mes_v10_1_load_microcode
+ffffffff81e632a0 t mes_v10_1_enable
+ffffffff81e63710 t mes_v10_1_queue_init
+ffffffff81e639b0 t amdgpu_bo_unreserve
+ffffffff81e63a90 t mes_v10_1_ring_get_rptr
+ffffffff81e63ac0 t mes_v10_1_ring_get_wptr
+ffffffff81e63b30 t mes_v10_1_ring_set_wptr
+ffffffff81e64000 t mes_v11_0_early_init
+ffffffff81e64060 t mes_v11_0_late_init
+ffffffff81e640d0 t mes_v11_0_sw_init
+ffffffff81e645b0 t mes_v11_0_sw_fini
+ffffffff81e64750 t mes_v11_0_hw_init
+ffffffff81e64f60 t mes_v11_0_hw_fini
+ffffffff81e64f90 t mes_v11_0_suspend
+ffffffff81e64fa0 t mes_v11_0_resume
+ffffffff81e64ff0 t mes_v11_0_kiq_hw_init
+ffffffff81e651f0 t mes_v11_0_kiq_hw_fini
+ffffffff81e65630 t mes_v11_0_add_hw_queue
+ffffffff81e65830 t mes_v11_0_remove_hw_queue
+ffffffff81e658c0 t mes_v11_0_unmap_legacy_queue
+ffffffff81e659c0 t mes_v11_0_suspend_gang
+ffffffff81e659f0 t mes_v11_0_resume_gang
+ffffffff81e65a20 t mes_v11_0_misc_op
+ffffffff81e65b90 t mes_v11_0_submit_pkt_and_poll_completion
+ffffffff81e65db0 t mes_v11_0_load_microcode
+ffffffff81e66510 t mes_v11_0_enable
+ffffffff81e66a00 t mes_v11_0_queue_init
+ffffffff81e67490 t amdgpu_bo_unreserve
+ffffffff81e67570 t mes_v11_0_mqd_init
+ffffffff81e67770 t mes_v11_0_ring_get_rptr
+ffffffff81e677a0 t mes_v11_0_ring_get_wptr
+ffffffff81e67810 t mes_v11_0_ring_set_wptr
+ffffffff81e68000 t mmhub_v1_0_query_ras_error_count
+ffffffff81e68150 t mmhub_v1_0_reset_ras_error_count
+ffffffff81e68200 t mmhub_v1_0_get_fb_location
+ffffffff81e68310 t mmhub_v1_0_init
+ffffffff81e683c0 t mmhub_v1_0_gart_enable
+ffffffff81e696f0 t mmhub_v1_0_set_fault_enable_default
+ffffffff81e69800 t mmhub_v1_0_gart_disable
+ffffffff81e69a90 t mmhub_v1_0_set_clockgating
+ffffffff81e69f10 t mmhub_v1_0_get_clockgating
+ffffffff81e6a030 t mmhub_v1_0_setup_vm_pt_regs
+ffffffff81e6a170 t mmhub_v1_0_update_power_gating
+ffffffff81e6b000 t mmhub_v1_7_query_ras_error_count
+ffffffff81e6b150 t mmhub_v1_7_query_ras_error_status
+ffffffff81e6b230 t mmhub_v1_7_reset_ras_error_count
+ffffffff81e6b2d0 t mmhub_v1_7_reset_ras_error_status
+ffffffff81e6b3c0 t mmhub_v1_7_get_fb_location
+ffffffff81e6b4d0 t mmhub_v1_7_init
+ffffffff81e6b570 t mmhub_v1_7_gart_enable
+ffffffff81e6ca50 t mmhub_v1_7_set_fault_enable_default
+ffffffff81e6cb60 t mmhub_v1_7_gart_disable
+ffffffff81e6cdf0 t mmhub_v1_7_set_clockgating
+ffffffff81e6d170 t mmhub_v1_7_get_clockgating
+ffffffff81e6d290 t mmhub_v1_7_setup_vm_pt_regs
+ffffffff81e6e000 t mmhub_v2_0_init
+ffffffff81e6e0d0 t mmhub_v2_0_gart_enable
+ffffffff81e6f250 t mmhub_v2_0_set_fault_enable_default
+ffffffff81e6f360 t mmhub_v2_0_gart_disable
+ffffffff81e6f5e0 t mmhub_v2_0_set_clockgating
+ffffffff81e6f920 t mmhub_v2_0_get_clockgating
+ffffffff81e6fab0 t mmhub_v2_0_setup_vm_pt_regs
+ffffffff81e6fbf0 t mmhub_v2_0_print_l2_protection_fault_status
+ffffffff81e6fe50 t mmhub_v2_0_get_invalidate_req
+ffffffff81e70000 t mmhub_v2_3_init
+ffffffff81e700e0 t mmhub_v2_3_gart_enable
+ffffffff81e71470 t mmhub_v2_3_set_fault_enable_default
+ffffffff81e71570 t mmhub_v2_3_gart_disable
+ffffffff81e71800 t mmhub_v2_3_set_clockgating
+ffffffff81e71c80 t mmhub_v2_3_get_clockgating
+ffffffff81e71e70 t mmhub_v2_3_setup_vm_pt_regs
+ffffffff81e71fb0 t mmhub_v2_3_print_l2_protection_fault_status
+ffffffff81e721d0 t mmhub_v2_3_get_invalidate_req
+ffffffff81e73000 t mmhub_v3_0_get_fb_location
+ffffffff81e73090 t mmhub_v3_0_get_mc_fb_offset
+ffffffff81e73120 t mmhub_v3_0_init
+ffffffff81e731f0 t mmhub_v3_0_gart_enable
+ffffffff81e74380 t mmhub_v3_0_set_fault_enable_default
+ffffffff81e74490 t mmhub_v3_0_gart_disable
+ffffffff81e74710 t mmhub_v3_0_set_clockgating
+ffffffff81e748e0 t mmhub_v3_0_get_clockgating
+ffffffff81e74990 t mmhub_v3_0_setup_vm_pt_regs
+ffffffff81e74ad0 t mmhub_v3_0_print_l2_protection_fault_status
+ffffffff81e74cf0 t mmhub_v3_0_get_invalidate_req
+ffffffff81e75000 t mmhub_v3_0_1_get_fb_location
+ffffffff81e75090 t mmhub_v3_0_1_get_mc_fb_offset
+ffffffff81e75120 t mmhub_v3_0_1_init
+ffffffff81e751f0 t mmhub_v3_0_1_gart_enable
+ffffffff81e76470 t mmhub_v3_0_1_set_fault_enable_default
+ffffffff81e76570 t mmhub_v3_0_1_gart_disable
+ffffffff81e76800 t mmhub_v3_0_1_set_clockgating
+ffffffff81e769c0 t mmhub_v3_0_1_get_clockgating
+ffffffff81e76a70 t mmhub_v3_0_1_setup_vm_pt_regs
+ffffffff81e76bb0 t mmhub_v3_0_1_print_l2_protection_fault_status
+ffffffff81e76dc0 t mmhub_v3_0_1_get_invalidate_req
+ffffffff81e77000 t mmhub_v3_0_2_get_fb_location
+ffffffff81e77090 t mmhub_v3_0_2_get_mc_fb_offset
+ffffffff81e77120 t mmhub_v3_0_2_init
+ffffffff81e771f0 t mmhub_v3_0_2_gart_enable
+ffffffff81e78370 t mmhub_v3_0_2_set_fault_enable_default
+ffffffff81e78480 t mmhub_v3_0_2_gart_disable
+ffffffff81e78700 t mmhub_v3_0_2_set_clockgating
+ffffffff81e78730 t mmhub_v3_0_2_get_clockgating
+ffffffff81e78760 t mmhub_v3_0_2_setup_vm_pt_regs
+ffffffff81e788a0 t mmhub_v3_0_2_print_l2_protection_fault_status
+ffffffff81e78aa0 t mmhub_v3_0_2_get_invalidate_req
+ffffffff81e79000 t mmhub_v9_4_query_ras_error_count
+ffffffff81e79150 t mmhub_v9_4_query_ras_error_status
+ffffffff81e79230 t mmhub_v9_4_reset_ras_error_count
+ffffffff81e79300 t mmhub_v9_4_get_fb_location
+ffffffff81e79410 t mmhub_v9_4_init
+ffffffff81e79560 t mmhub_v9_4_gart_enable
+ffffffff81e7a9f0 t mmhub_v9_4_set_fault_enable_default
+ffffffff81e7abd0 t mmhub_v9_4_gart_disable
+ffffffff81e7af30 t mmhub_v9_4_set_clockgating
+ffffffff81e7b3f0 t mmhub_v9_4_get_clockgating
+ffffffff81e7b520 t mmhub_v9_4_setup_vm_pt_regs
+ffffffff81e7b570 t mmhub_v9_4_setup_hubid_vm_pt_regs
+ffffffff81e7c000 T xgpu_ai_mailbox_set_irq_funcs
+ffffffff81e7c050 T xgpu_ai_mailbox_add_irq_id
+ffffffff81e7c0e0 T xgpu_ai_mailbox_get_irq
+ffffffff81e7c190 t xgpu_ai_mailbox_flr_work
+ffffffff81e7c3a0 T xgpu_ai_mailbox_put_irq
+ffffffff81e7c3e0 t xgpu_ai_request_full_gpu_access
+ffffffff81e7c400 t xgpu_ai_release_full_gpu_access
+ffffffff81e7c420 t xgpu_ai_request_init_data
+ffffffff81e7c480 t xgpu_ai_request_reset
+ffffffff81e7c530 t xgpu_ai_mailbox_trans_msg
+ffffffff81e7c760 t xgpu_ai_set_mailbox_ack_irq
+ffffffff81e7c7f0 t xgpu_ai_mailbox_ack_irq
+ffffffff81e7c840 t xgpu_ai_set_mailbox_rcv_irq
+ffffffff81e7c8d0 t xgpu_ai_mailbox_rcv_irq
+ffffffff81e7c9b0 t xgpu_ai_send_access_requests
+ffffffff81e7caa0 t xgpu_ai_poll_msg
+ffffffff81e7d000 T xgpu_nv_mailbox_set_irq_funcs
+ffffffff81e7d050 T xgpu_nv_mailbox_add_irq_id
+ffffffff81e7d0e0 T xgpu_nv_mailbox_get_irq
+ffffffff81e7d190 t xgpu_nv_mailbox_flr_work
+ffffffff81e7d3b0 T xgpu_nv_mailbox_put_irq
+ffffffff81e7d3f0 t xgpu_nv_request_full_gpu_access
+ffffffff81e7d410 t xgpu_nv_release_full_gpu_access
+ffffffff81e7d430 t xgpu_nv_request_init_data
+ffffffff81e7d450 t xgpu_nv_request_reset
+ffffffff81e7d550 t xgpu_nv_mailbox_trans_msg
+ffffffff81e7d6f0 t xgpu_nv_set_mailbox_ack_irq
+ffffffff81e7d770 t xgpu_nv_mailbox_ack_irq
+ffffffff81e7d7c0 t xgpu_nv_set_mailbox_rcv_irq
+ffffffff81e7d840 t xgpu_nv_mailbox_rcv_irq
+ffffffff81e7d8f0 t xgpu_nv_send_access_requests
+ffffffff81e7e000 T xgpu_vi_init_golden_registers
+ffffffff81e7e0c0 T xgpu_vi_mailbox_set_irq_funcs
+ffffffff81e7e110 T xgpu_vi_mailbox_add_irq_id
+ffffffff81e7e1a0 T xgpu_vi_mailbox_get_irq
+ffffffff81e7e250 t xgpu_vi_mailbox_flr_work
+ffffffff81e7e3a0 T xgpu_vi_mailbox_put_irq
+ffffffff81e7e3e0 t xgpu_vi_request_full_gpu_access
+ffffffff81e7e400 t xgpu_vi_release_full_gpu_access
+ffffffff81e7e420 t xgpu_vi_request_reset
+ffffffff81e7e440 t xgpu_vi_wait_reset_cmpl
+ffffffff81e7e520 t xgpu_vi_set_mailbox_ack_irq
+ffffffff81e7e5a0 t xgpu_vi_mailbox_ack_irq
+ffffffff81e7e5f0 t xgpu_vi_set_mailbox_rcv_irq
+ffffffff81e7e670 t xgpu_vi_mailbox_rcv_irq
+ffffffff81e7e720 t xgpu_vi_mailbox_rcv_msg
+ffffffff81e7e840 t xgpu_vi_send_access_requests
+ffffffff81e7f000 t navi10_ih_early_init
+ffffffff81e7f060 t navi10_ih_sw_init
+ffffffff81e7f1d0 t navi10_ih_sw_fini
+ffffffff81e7f210 t navi10_ih_hw_init
+ffffffff81e7f640 t navi10_ih_hw_fini
+ffffffff81e7f6a0 t navi10_ih_suspend
+ffffffff81e7f700 t navi10_ih_resume
+ffffffff81e7f710 t navi10_ih_is_idle
+ffffffff81e7f740 t navi10_ih_wait_for_idle
+ffffffff81e7f770 t navi10_ih_soft_reset
+ffffffff81e7f7a0 t navi10_ih_set_clockgating_state
+ffffffff81e7f8c0 t navi10_ih_set_powergating_state
+ffffffff81e7f8f0 t navi10_ih_get_clockgating_state
+ffffffff81e7f980 t navi10_ih_get_wptr
+ffffffff81e7fa90 t navi10_ih_set_rptr
+ffffffff81e7fb60 t navi10_ih_self_irq
+ffffffff81e7fbe0 t navi10_ih_toggle_interrupts
+ffffffff81e7fd70 t force_update_wptr_for_self_int
+ffffffff81e81000 t nbio_v2_3_get_hdp_flush_req_offset
+ffffffff81e81040 t nbio_v2_3_get_hdp_flush_done_offset
+ffffffff81e81080 t nbio_v2_3_get_pcie_index_offset
+ffffffff81e810c0 t nbio_v2_3_get_pcie_data_offset
+ffffffff81e81100 t nbio_v2_3_get_rev_id
+ffffffff81e81160 t nbio_v2_3_mc_access_enable
+ffffffff81e81210 t nbio_v2_3_get_memsize
+ffffffff81e81280 t nbio_v2_3_sdma_doorbell_range
+ffffffff81e81320 t nbio_v2_3_vcn_doorbell_range
+ffffffff81e813a0 t nbio_v2_3_enable_doorbell_aperture
+ffffffff81e81490 t nbio_v2_3_enable_doorbell_selfring_aperture
+ffffffff81e815f0 t nbio_v2_3_ih_doorbell_range
+ffffffff81e81700 t nbio_v2_3_update_medium_grain_clock_gating
+ffffffff81e817a0 t nbio_v2_3_update_medium_grain_light_sleep
+ffffffff81e81840 t nbio_v2_3_get_clockgating_state
+ffffffff81e818c0 t nbio_v2_3_ih_control
+ffffffff81e81a10 t nbio_v2_3_init_registers
+ffffffff81e81aa0 t nbio_v2_3_remap_hdp_registers
+ffffffff81e81bb0 t nbio_v2_3_enable_aspm
+ffffffff81e81c50 t nbio_v2_3_program_aspm
+ffffffff81e822e0 t nbio_v2_3_apply_lc_spc_mode_wa
+ffffffff81e82370 t nbio_v2_3_apply_l1_link_width_reconfig_wa
+ffffffff81e823e0 t nbio_v2_3_clear_doorbell_interrupt
+ffffffff81e83000 t nbio_v4_3_get_hdp_flush_req_offset
+ffffffff81e83040 t nbio_v4_3_get_hdp_flush_done_offset
+ffffffff81e83080 t nbio_v4_3_get_pcie_index_offset
+ffffffff81e830b0 t nbio_v4_3_get_pcie_data_offset
+ffffffff81e830f0 t nbio_v4_3_get_rev_id
+ffffffff81e83170 t nbio_v4_3_mc_access_enable
+ffffffff81e83220 t nbio_v4_3_get_memsize
+ffffffff81e83290 t nbio_v4_3_sdma_doorbell_range
+ffffffff81e83400 t nbio_v4_3_vcn_doorbell_range
+ffffffff81e835b0 t nbio_v4_3_gc_doorbell_init
+ffffffff81e836a0 t nbio_v4_3_enable_doorbell_aperture
+ffffffff81e83790 t nbio_v4_3_enable_doorbell_selfring_aperture
+ffffffff81e838f0 t nbio_v4_3_ih_doorbell_range
+ffffffff81e83a10 t nbio_v4_3_update_medium_grain_clock_gating
+ffffffff81e83b50 t nbio_v4_3_update_medium_grain_light_sleep
+ffffffff81e83c80 t nbio_v4_3_get_clockgating_state
+ffffffff81e83d90 t nbio_v4_3_ih_control
+ffffffff81e83ee0 t nbio_v4_3_init_registers
+ffffffff81e83ff0 t nbio_v4_3_remap_hdp_registers
+ffffffff81e84100 t nbio_v4_3_program_aspm
+ffffffff81e84da0 t nbio_v4_3_get_rom_offset
+ffffffff81e84e30 t nbio_v4_3_sriov_sdma_doorbell_range
+ffffffff81e84e60 t nbio_v4_3_sriov_vcn_doorbell_range
+ffffffff81e84e90 t nbio_v4_3_sriov_gc_doorbell_init
+ffffffff81e84ec0 t nbio_v4_3_sriov_ih_doorbell_range
+ffffffff81e85000 t nbio_v6_1_get_hdp_flush_req_offset
+ffffffff81e85040 t nbio_v6_1_get_hdp_flush_done_offset
+ffffffff81e85080 t nbio_v6_1_get_pcie_index_offset
+ffffffff81e850c0 t nbio_v6_1_get_pcie_data_offset
+ffffffff81e85100 t nbio_v6_1_get_rev_id
+ffffffff81e85180 t nbio_v6_1_mc_access_enable
+ffffffff81e85230 t nbio_v6_1_get_memsize
+ffffffff81e852a0 t nbio_v6_1_sdma_doorbell_range
+ffffffff81e85330 t nbio_v6_1_enable_doorbell_aperture
+ffffffff81e85420 t nbio_v6_1_enable_doorbell_selfring_aperture
+ffffffff81e85580 t nbio_v6_1_ih_doorbell_range
+ffffffff81e85690 t nbio_v6_1_update_medium_grain_clock_gating
+ffffffff81e85730 t nbio_v6_1_update_medium_grain_light_sleep
+ffffffff81e857d0 t nbio_v6_1_get_clockgating_state
+ffffffff81e85850 t nbio_v6_1_ih_control
+ffffffff81e859a0 t nbio_v6_1_init_registers
+ffffffff81e85a70 t nbio_v6_1_remap_hdp_registers
+ffffffff81e85b80 t nbio_v6_1_program_aspm
+ffffffff81e86000 t nbio_v7_0_get_hdp_flush_req_offset
+ffffffff81e86040 t nbio_v7_0_get_hdp_flush_done_offset
+ffffffff81e86080 t nbio_v7_0_get_pcie_index_offset
+ffffffff81e860c0 t nbio_v7_0_get_pcie_data_offset
+ffffffff81e86100 t nbio_v7_0_get_rev_id
+ffffffff81e86180 t nbio_v7_0_mc_access_enable
+ffffffff81e86230 t nbio_v7_0_get_memsize
+ffffffff81e862a0 t nbio_v7_0_sdma_doorbell_range
+ffffffff81e86330 t nbio_v7_0_vcn_doorbell_range
+ffffffff81e863b0 t nbio_v7_0_enable_doorbell_aperture
+ffffffff81e864a0 t nbio_v7_0_enable_doorbell_selfring_aperture
+ffffffff81e864d0 t nbio_v7_0_ih_doorbell_range
+ffffffff81e865e0 t nbio_v7_0_update_medium_grain_clock_gating
+ffffffff81e86710 t nbio_v7_0_update_medium_grain_light_sleep
+ffffffff81e867b0 t nbio_v7_0_get_clockgating_state
+ffffffff81e86830 t nbio_v7_0_ih_control
+ffffffff81e86980 t nbio_v7_0_init_registers
+ffffffff81e869d0 t nbio_v7_0_remap_hdp_registers
+ffffffff81e86ae0 t nbio_7_0_read_syshub_ind_mmr
+ffffffff81e86bb0 t nbio_7_0_write_syshub_ind_mmr
+ffffffff81e87000 t nbio_v7_2_get_hdp_flush_req_offset
+ffffffff81e87040 t nbio_v7_2_get_hdp_flush_done_offset
+ffffffff81e87080 t nbio_v7_2_get_pcie_index_offset
+ffffffff81e870c0 t nbio_v7_2_get_pcie_data_offset
+ffffffff81e87100 t nbio_v7_2_get_pcie_port_index_offset
+ffffffff81e87130 t nbio_v7_2_get_pcie_port_data_offset
+ffffffff81e87170 t nbio_v7_2_get_rev_id
+ffffffff81e87250 t nbio_v7_2_mc_access_enable
+ffffffff81e87390 t nbio_v7_2_get_memsize
+ffffffff81e87400 t nbio_v7_2_sdma_doorbell_range
+ffffffff81e874a0 t nbio_v7_2_vcn_doorbell_range
+ffffffff81e87520 t nbio_v7_2_enable_doorbell_aperture
+ffffffff81e87600 t nbio_v7_2_enable_doorbell_selfring_aperture
+ffffffff81e87760 t nbio_v7_2_ih_doorbell_range
+ffffffff81e877f0 t nbio_v7_2_update_medium_grain_clock_gating
+ffffffff81e878b0 t nbio_v7_2_update_medium_grain_light_sleep
+ffffffff81e87a40 t nbio_v7_2_get_clockgating_state
+ffffffff81e87ad0 t nbio_v7_2_ih_control
+ffffffff81e87c20 t nbio_v7_2_init_registers
+ffffffff81e87de0 t nbio_v7_2_remap_hdp_registers
+ffffffff81e88000 t nbio_v7_4_query_ras_error_count
+ffffffff81e881a0 t nbio_v7_4_handle_ras_controller_intr_no_bifring
+ffffffff81e883e0 t nbio_v7_4_handle_ras_err_event_athub_intr_no_bifring
+ffffffff81e88590 t nbio_v7_4_init_ras_controller_interrupt
+ffffffff81e885d0 t nbio_v7_4_init_ras_err_event_athub_interrupt
+ffffffff81e88610 t nbio_v7_4_get_hdp_flush_req_offset
+ffffffff81e88650 t nbio_v7_4_get_hdp_flush_done_offset
+ffffffff81e88690 t nbio_v7_4_get_pcie_index_offset
+ffffffff81e886d0 t nbio_v7_4_get_pcie_data_offset
+ffffffff81e88710 t nbio_v7_4_get_rev_id
+ffffffff81e887d0 t nbio_v7_4_mc_access_enable
+ffffffff81e88880 t nbio_v7_4_get_memsize
+ffffffff81e888f0 t nbio_v7_4_sdma_doorbell_range
+ffffffff81e889c0 t nbio_v7_4_vcn_doorbell_range
+ffffffff81e88a60 t nbio_v7_4_enable_doorbell_aperture
+ffffffff81e88b50 t nbio_v7_4_enable_doorbell_selfring_aperture
+ffffffff81e88cb0 t nbio_v7_4_ih_doorbell_range
+ffffffff81e88dc0 t nbio_v7_4_enable_doorbell_interrupt
+ffffffff81e88f00 t nbio_v7_4_update_medium_grain_clock_gating
+ffffffff81e88f30 t nbio_v7_4_update_medium_grain_light_sleep
+ffffffff81e88fd0 t nbio_v7_4_get_clockgating_state
+ffffffff81e89050 t nbio_v7_4_ih_control
+ffffffff81e891a0 t nbio_v7_4_init_registers
+ffffffff81e89290 t nbio_v7_4_remap_hdp_registers
+ffffffff81e893a0 t nbio_v7_4_program_aspm
+ffffffff81e897b0 t nbio_v7_4_set_ras_controller_irq_state
+ffffffff81e89940 t nbio_v7_4_process_ras_controller_irq
+ffffffff81e89970 t nbio_v7_4_set_ras_err_event_athub_irq_state
+ffffffff81e89b00 t nbio_v7_4_process_err_event_athub_irq
+ffffffff81e8a000 t nbio_v7_7_get_hdp_flush_req_offset
+ffffffff81e8a040 t nbio_v7_7_get_hdp_flush_done_offset
+ffffffff81e8a080 t nbio_v7_7_get_pcie_index_offset
+ffffffff81e8a0c0 t nbio_v7_7_get_pcie_data_offset
+ffffffff81e8a100 t nbio_v7_7_get_pcie_port_index_offset
+ffffffff81e8a130 t nbio_v7_7_get_pcie_port_data_offset
+ffffffff81e8a170 t nbio_v7_7_get_rev_id
+ffffffff81e8a1f0 t nbio_v7_7_mc_access_enable
+ffffffff81e8a2a0 t nbio_v7_7_get_memsize
+ffffffff81e8a310 t nbio_v7_7_sdma_doorbell_range
+ffffffff81e8a3a0 t nbio_v7_7_vcn_doorbell_range
+ffffffff81e8a420 t nbio_v7_7_enable_doorbell_aperture
+ffffffff81e8a500 t nbio_v7_7_enable_doorbell_selfring_aperture
+ffffffff81e8a660 t nbio_v7_7_ih_doorbell_range
+ffffffff81e8a770 t nbio_v7_7_update_medium_grain_clock_gating
+ffffffff81e8a8b0 t nbio_v7_7_update_medium_grain_light_sleep
+ffffffff81e8aac0 t nbio_v7_7_get_clockgating_state
+ffffffff81e8abd0 t nbio_v7_7_ih_control
+ffffffff81e8ad20 t nbio_v7_7_init_registers
+ffffffff81e8ae20 t nbio_v7_7_remap_hdp_registers
+ffffffff81e8b000 T nv_grbm_select
+ffffffff81e8b0a0 T nv_set_virt_ops
+ffffffff81e8b0e0 t nv_common_early_init
+ffffffff81e8b4d0 t nv_common_late_init
+ffffffff81e8b540 t nv_common_sw_init
+ffffffff81e8b580 t nv_common_sw_fini
+ffffffff81e8b5b0 t nv_common_hw_init
+ffffffff81e8b6c0 t nv_common_hw_fini
+ffffffff81e8b720 t nv_common_suspend
+ffffffff81e8b780 t nv_common_resume
+ffffffff81e8b7c0 t nv_common_is_idle
+ffffffff81e8b7f0 t nv_common_wait_for_idle
+ffffffff81e8b820 t nv_common_soft_reset
+ffffffff81e8b850 t nv_common_set_clockgating_state
+ffffffff81e8b920 t nv_common_set_powergating_state
+ffffffff81e8b950 t nv_common_get_clockgating_state
+ffffffff81e8b9c0 t nv_pcie_rreg
+ffffffff81e8ba20 t nv_pcie_wreg
+ffffffff81e8ba80 t nv_pcie_rreg64
+ffffffff81e8bae0 t nv_pcie_wreg64
+ffffffff81e8bb40 t nv_didt_rreg
+ffffffff81e8bbe0 t nv_didt_wreg
+ffffffff81e8bc60 t nv_read_disabled_bios
+ffffffff81e8bc90 t nv_read_register
+ffffffff81e8bd70 t nv_vga_set_state
+ffffffff81e8bda0 t nv_asic_reset
+ffffffff81e8bee0 t nv_asic_reset_method
+ffffffff81e8bfd0 t nv_get_xclk
+ffffffff81e8c000 t nv_set_uvd_clocks
+ffffffff81e8c030 t nv_set_vce_clocks
+ffffffff81e8c060 t nv_get_config_memsize
+ffffffff81e8c080 t nv_need_full_reset
+ffffffff81e8c0b0 t nv_init_doorbell_index
+ffffffff81e8c1e0 t nv_need_reset_on_init
+ffffffff81e8c270 t nv_get_pcie_replay_count
+ffffffff81e8c2a0 t nv_pre_asic_init
+ffffffff81e8c2d0 t nv_update_umd_stable_pstate
+ffffffff81e8c390 t nv_query_video_codecs
+ffffffff81e8d000 T psp_v10_0_set_psp_funcs
+ffffffff81e8d030 t psp_v10_0_init_microcode
+ffffffff81e8d2a0 t psp_v10_0_ring_init
+ffffffff81e8d320 t psp_v10_0_ring_create
+ffffffff81e8d630 t psp_v10_0_ring_stop
+ffffffff81e8d820 t psp_v10_0_ring_destroy
+ffffffff81e8d8a0 t psp_v10_0_mode1_reset
+ffffffff81e8d8f0 t psp_v10_0_ring_get_wptr
+ffffffff81e8d950 t psp_v10_0_ring_set_wptr
+ffffffff81e8e000 T psp_v11_0_set_psp_funcs
+ffffffff81e8e030 t psp_v11_0_init_microcode
+ffffffff81e8e450 t psp_v11_0_bootloader_load_kdb
+ffffffff81e8e470 t psp_v11_0_bootloader_load_spl
+ffffffff81e8e490 t psp_v11_0_bootloader_load_sysdrv
+ffffffff81e8e4b0 t psp_v11_0_bootloader_load_sos
+ffffffff81e8e800 t psp_v11_0_ring_init
+ffffffff81e8e880 t psp_v11_0_ring_create
+ffffffff81e8ef10 t psp_v11_0_ring_stop
+ffffffff81e8f130 t psp_v11_0_ring_destroy
+ffffffff81e8f1b0 t psp_v11_0_mode1_reset
+ffffffff81e8f2b0 t psp_v11_0_memory_training
+ffffffff81e8f730 t psp_v11_0_ring_get_wptr
+ffffffff81e8f780 t psp_v11_0_ring_set_wptr
+ffffffff81e8f8c0 t psp_v11_0_load_usbc_pd_fw
+ffffffff81e8fab0 t psp_v11_0_read_usbc_pd_fw
+ffffffff81e8fbd0 t psp_v11_0_bootloader_load_component
+ffffffff81e8fd90 t psp_v11_0_wait_for_bootloader
+ffffffff81e8ff60 t psp_v11_0_memory_training_send_msg
+ffffffff81e91000 T psp_v11_0_8_set_psp_funcs
+ffffffff81e91030 t psp_v11_0_8_ring_init
+ffffffff81e910b0 t psp_v11_0_8_ring_create
+ffffffff81e91740 t psp_v11_0_8_ring_stop
+ffffffff81e91ad0 t psp_v11_0_8_ring_destroy
+ffffffff81e91b50 t psp_v11_0_8_ring_get_wptr
+ffffffff81e91bc0 t psp_v11_0_8_ring_set_wptr
+ffffffff81e92000 T psp_v12_0_set_psp_funcs
+ffffffff81e92030 t psp_v12_0_init_microcode
+ffffffff81e922a0 t psp_v12_0_bootloader_load_sysdrv
+ffffffff81e925c0 t psp_v12_0_bootloader_load_sos
+ffffffff81e92920 t psp_v12_0_ring_init
+ffffffff81e92f00 t psp_v12_0_ring_create
+ffffffff81e93460 t psp_v12_0_ring_stop
+ffffffff81e93680 t psp_v12_0_ring_destroy
+ffffffff81e93700 t psp_v12_0_mode1_reset
+ffffffff81e93800 t psp_v12_0_ring_get_wptr
+ffffffff81e93870 t psp_v12_0_ring_set_wptr
+ffffffff81e94000 T psp_v13_0_set_psp_funcs
+ffffffff81e94030 t psp_v13_0_init_microcode
+ffffffff81e94160 t psp_v13_0_bootloader_load_kdb
+ffffffff81e94180 t psp_v13_0_bootloader_load_spl
+ffffffff81e941a0 t psp_v13_0_bootloader_load_sysdrv
+ffffffff81e941c0 t psp_v13_0_bootloader_load_soc_drv
+ffffffff81e941e0 t psp_v13_0_bootloader_load_intf_drv
+ffffffff81e94200 t psp_v13_0_bootloader_load_dbg_drv
+ffffffff81e94220 t psp_v13_0_bootloader_load_ras_drv
+ffffffff81e94240 t psp_v13_0_bootloader_load_sos
+ffffffff81e945a0 t psp_v13_0_ring_init
+ffffffff81e94620 t psp_v13_0_ring_create
+ffffffff81e94cb0 t psp_v13_0_ring_stop
+ffffffff81e95040 t psp_v13_0_ring_destroy
+ffffffff81e950c0 t psp_v13_0_memory_training
+ffffffff81e95500 t psp_v13_0_ring_get_wptr
+ffffffff81e95570 t psp_v13_0_ring_set_wptr
+ffffffff81e95670 t psp_v13_0_load_usbc_pd_fw
+ffffffff81e95860 t psp_v13_0_read_usbc_pd_fw
+ffffffff81e95980 t psp_v13_0_update_spirom
+ffffffff81e95b60 t psp_v13_0_vbflash_status
+ffffffff81e95bc0 t psp_v13_0_bootloader_load_component
+ffffffff81e95d90 t psp_v13_0_wait_for_bootloader
+ffffffff81e95f60 t psp_v13_0_memory_training_send_msg
+ffffffff81e960c0 t psp_v13_0_exec_spi_cmd
+ffffffff81e97000 T psp_v13_0_4_set_psp_funcs
+ffffffff81e97030 t psp_v13_0_4_init_microcode
+ffffffff81e97100 t psp_v13_0_4_bootloader_load_kdb
+ffffffff81e97120 t psp_v13_0_4_bootloader_load_spl
+ffffffff81e97140 t psp_v13_0_4_bootloader_load_sysdrv
+ffffffff81e97160 t psp_v13_0_4_bootloader_load_soc_drv
+ffffffff81e97180 t psp_v13_0_4_bootloader_load_intf_drv
+ffffffff81e971a0 t psp_v13_0_4_bootloader_load_dbg_drv
+ffffffff81e971c0 t psp_v13_0_4_bootloader_load_sos
+ffffffff81e97530 t psp_v13_0_4_ring_init
+ffffffff81e975b0 t psp_v13_0_4_ring_create
+ffffffff81e97c50 t psp_v13_0_4_ring_stop
+ffffffff81e97fe0 t psp_v13_0_4_ring_destroy
+ffffffff81e98060 t psp_v13_0_4_ring_get_wptr
+ffffffff81e980d0 t psp_v13_0_4_ring_set_wptr
+ffffffff81e981d0 t psp_v13_0_4_bootloader_load_component
+ffffffff81e983a0 t psp_v13_0_4_wait_for_bootloader
+ffffffff81e99000 T psp_v3_1_set_psp_funcs
+ffffffff81e99030 t psp_v3_1_init_microcode
+ffffffff81e990f0 t psp_v3_1_bootloader_load_sysdrv
+ffffffff81e99410 t psp_v3_1_bootloader_load_sos
+ffffffff81e99770 t psp_v3_1_ring_init
+ffffffff81e997f0 t psp_v3_1_ring_create
+ffffffff81e9a2f0 t psp_v3_1_ring_stop
+ffffffff81e9a510 t psp_v3_1_ring_destroy
+ffffffff81e9a590 t psp_v3_1_smu_reload_quirk
+ffffffff81e9a5e0 t psp_v3_1_mode1_reset
+ffffffff81e9a6e0 t psp_v3_1_ring_get_wptr
+ffffffff81e9a730 t psp_v3_1_ring_set_wptr
+ffffffff81e9b000 t sdma_v2_4_early_init
+ffffffff81e9b0e0 t sdma_v2_4_sw_init
+ffffffff81e9b470 t sdma_v2_4_sw_fini
+ffffffff81e9b550 t sdma_v2_4_hw_init
+ffffffff81e9b910 t sdma_v2_4_hw_fini
+ffffffff81e9b950 t sdma_v2_4_suspend
+ffffffff81e9b990 t sdma_v2_4_resume
+ffffffff81e9b9a0 t sdma_v2_4_is_idle
+ffffffff81e9b9e0 t sdma_v2_4_wait_for_idle
+ffffffff81e9ba80 t sdma_v2_4_soft_reset
+ffffffff81e9bbc0 t sdma_v2_4_set_clockgating_state
+ffffffff81e9bbf0 t sdma_v2_4_set_powergating_state
+ffffffff81e9bc20 t sdma_v2_4_ring_get_rptr
+ffffffff81e9bc60 t sdma_v2_4_ring_get_wptr
+ffffffff81e9bcc0 t sdma_v2_4_ring_set_wptr
+ffffffff81e9bd00 t sdma_v2_4_ring_emit_ib
+ffffffff81e9bfb0 t sdma_v2_4_ring_emit_fence
+ffffffff81e9c3b0 t sdma_v2_4_ring_emit_pipeline_sync
+ffffffff81e9c630 t sdma_v2_4_ring_emit_vm_flush
+ffffffff81e9c8b0 t sdma_v2_4_ring_emit_hdp_flush
+ffffffff81e9cb30 t sdma_v2_4_ring_test_ring
+ffffffff81e9ce10 t sdma_v2_4_ring_test_ib
+ffffffff81e9cff0 t sdma_v2_4_ring_insert_nop
+ffffffff81e9d120 t sdma_v2_4_ring_pad_ib
+ffffffff81e9d250 t sdma_v2_4_ring_emit_wreg
+ffffffff81e9d3a0 t sdma_v2_4_emit_copy_buffer
+ffffffff81e9d460 t sdma_v2_4_emit_fill_buffer
+ffffffff81e9d4f0 t sdma_v2_4_vm_copy_pte
+ffffffff81e9d5b0 t sdma_v2_4_vm_write_pte
+ffffffff81e9d680 t sdma_v2_4_vm_set_pte_pde
+ffffffff81e9d780 t sdma_v2_4_set_trap_irq_state
+ffffffff81e9d840 t sdma_v2_4_process_trap_irq
+ffffffff81e9d8e0 t sdma_v2_4_process_illegal_inst_irq
+ffffffff81e9d960 t sdma_v2_4_enable
+ffffffff81e9e000 t sdma_v3_0_early_init
+ffffffff81e9e150 t sdma_v3_0_sw_init
+ffffffff81e9e500 t sdma_v3_0_sw_fini
+ffffffff81e9e5e0 t sdma_v3_0_hw_init
+ffffffff81e9e710 t sdma_v3_0_hw_fini
+ffffffff81e9e760 t sdma_v3_0_suspend
+ffffffff81e9e7b0 t sdma_v3_0_resume
+ffffffff81e9e7c0 t sdma_v3_0_is_idle
+ffffffff81e9e800 t sdma_v3_0_wait_for_idle
+ffffffff81e9e8a0 t sdma_v3_0_check_soft_reset
+ffffffff81e9e900 t sdma_v3_0_pre_soft_reset
+ffffffff81e9e950 t sdma_v3_0_soft_reset
+ffffffff81e9ea20 t sdma_v3_0_post_soft_reset
+ffffffff81e9ea70 t sdma_v3_0_set_clockgating_state
+ffffffff81e9ecd0 t sdma_v3_0_set_powergating_state
+ffffffff81e9ed00 t sdma_v3_0_get_clockgating_state
+ffffffff81e9ed80 t sdma_v3_0_ring_get_rptr
+ffffffff81e9edc0 t sdma_v3_0_ring_get_wptr
+ffffffff81e9ee40 t sdma_v3_0_ring_set_wptr
+ffffffff81e9eef0 t sdma_v3_0_ring_emit_ib
+ffffffff81e9f1a0 t sdma_v3_0_ring_emit_fence
+ffffffff81e9f5a0 t sdma_v3_0_ring_emit_pipeline_sync
+ffffffff81e9f820 t sdma_v3_0_ring_emit_vm_flush
+ffffffff81e9faa0 t sdma_v3_0_ring_emit_hdp_flush
+ffffffff81e9fd20 t sdma_v3_0_ring_test_ring
+ffffffff81ea0000 t sdma_v3_0_ring_test_ib
+ffffffff81ea01e0 t sdma_v3_0_ring_insert_nop
+ffffffff81ea0310 t sdma_v3_0_ring_pad_ib
+ffffffff81ea0440 t sdma_v3_0_ring_emit_wreg
+ffffffff81ea0590 t sdma_v3_0_emit_copy_buffer
+ffffffff81ea0650 t sdma_v3_0_emit_fill_buffer
+ffffffff81ea06e0 t sdma_v3_0_vm_copy_pte
+ffffffff81ea07a0 t sdma_v3_0_vm_write_pte
+ffffffff81ea0870 t sdma_v3_0_vm_set_pte_pde
+ffffffff81ea0970 t sdma_v3_0_set_trap_irq_state
+ffffffff81ea0a30 t sdma_v3_0_process_trap_irq
+ffffffff81ea0ad0 t sdma_v3_0_process_illegal_inst_irq
+ffffffff81ea0b50 t sdma_v3_0_ctx_switch_enable
+ffffffff81ea0ce0 t sdma_v3_0_enable
+ffffffff81ea0e50 t sdma_v3_0_gfx_resume
+ffffffff81ea2000 t sdma_v4_0_early_init
+ffffffff81ea2580 t sdma_v4_0_late_init
+ffffffff81ea2820 t sdma_v4_0_sw_init
+ffffffff81ea2ba0 t sdma_v4_0_sw_fini
+ffffffff81ea2c60 t sdma_v4_0_hw_init
+ffffffff81ea5c00 t sdma_v4_0_hw_fini
+ffffffff81ea5cc0 t sdma_v4_0_suspend
+ffffffff81ea5d10 t sdma_v4_0_resume
+ffffffff81ea5d90 t sdma_v4_0_is_idle
+ffffffff81ea5ec0 t sdma_v4_0_wait_for_idle
+ffffffff81ea6060 t sdma_v4_0_soft_reset
+ffffffff81ea6090 t sdma_v4_0_set_clockgating_state
+ffffffff81ea6590 t sdma_v4_0_set_powergating_state
+ffffffff81ea6650 t sdma_v4_0_get_clockgating_state
+ffffffff81ea66f0 t sdma_v4_0_query_ras_error_count
+ffffffff81ea68c0 t sdma_v4_0_reset_ras_error_count
+ffffffff81ea6a10 t sdma_v4_0_ring_get_rptr
+ffffffff81ea6a70 t sdma_v4_0_ring_get_wptr
+ffffffff81ea6c60 t sdma_v4_0_ring_set_wptr
+ffffffff81ea6ee0 t sdma_v4_0_ring_emit_ib
+ffffffff81ea7190 t sdma_v4_0_ring_emit_fence
+ffffffff81ea75c0 t sdma_v4_0_ring_emit_pipeline_sync
+ffffffff81ea7620 t sdma_v4_0_ring_emit_vm_flush
+ffffffff81ea7640 t sdma_v4_0_ring_emit_hdp_flush
+ffffffff81ea76e0 t sdma_v4_0_ring_test_ring
+ffffffff81ea79c0 t sdma_v4_0_ring_test_ib
+ffffffff81ea7ba0 t sdma_v4_0_ring_insert_nop
+ffffffff81ea7cd0 t sdma_v4_0_ring_pad_ib
+ffffffff81ea7e00 t sdma_v4_0_ring_emit_wreg
+ffffffff81ea7f50 t sdma_v4_0_ring_emit_reg_wait
+ffffffff81ea7fa0 t sdma_v4_0_wait_reg_mem
+ffffffff81ea82d0 t sdma_v4_0_page_ring_get_wptr
+ffffffff81ea8480 t sdma_v4_0_page_ring_set_wptr
+ffffffff81ea8640 t sdma_v4_0_emit_copy_buffer
+ffffffff81ea8700 t sdma_v4_0_emit_fill_buffer
+ffffffff81ea8790 t sdma_v4_0_vm_copy_pte
+ffffffff81ea8850 t sdma_v4_0_vm_write_pte
+ffffffff81ea8920 t sdma_v4_0_vm_set_pte_pde
+ffffffff81ea8a20 t sdma_v4_0_set_trap_irq_state
+ffffffff81ea8bc0 t sdma_v4_0_process_trap_irq
+ffffffff81ea8d00 t sdma_v4_0_process_illegal_inst_irq
+ffffffff81ea8e20 t sdma_v4_0_set_ecc_irq_state
+ffffffff81ea8fc0 t sdma_v4_0_process_vm_hole_irq
+ffffffff81ea9100 t sdma_v4_0_process_doorbell_invalid_irq
+ffffffff81ea9240 t sdma_v4_0_process_pool_timeout_irq
+ffffffff81ea9380 t sdma_v4_0_process_srbm_write_irq
+ffffffff81ea94c0 t sdma_v4_0_process_ras_data_cb
+ffffffff81ea9540 t sdma_v4_0_ctx_switch_enable
+ffffffff81ea9bf0 t sdma_v4_0_enable
+ffffffff81eaa190 t sdma_v4_0_gfx_enable
+ffffffff81eab000 t sdma_v4_4_query_ras_error_count
+ffffffff81eab270 t sdma_v4_4_reset_ras_error_count
+ffffffff81eac000 t sdma_v5_0_early_init
+ffffffff81eac170 t sdma_v5_0_sw_init
+ffffffff81eac410 t sdma_v5_0_sw_fini
+ffffffff81eac4a0 t sdma_v5_0_hw_init
+ffffffff81ead750 t sdma_v5_0_hw_fini
+ffffffff81ead7b0 t sdma_v5_0_suspend
+ffffffff81ead810 t sdma_v5_0_resume
+ffffffff81ead820 t sdma_v5_0_is_idle
+ffffffff81ead8b0 t sdma_v5_0_wait_for_idle
+ffffffff81ead970 t sdma_v5_0_soft_reset
+ffffffff81ead9a0 t sdma_v5_0_set_clockgating_state
+ffffffff81eadba0 t sdma_v5_0_set_powergating_state
+ffffffff81eadbd0 t sdma_v5_0_get_clockgating_state
+ffffffff81eadc70 t sdma_v5_0_ring_get_rptr
+ffffffff81eadcd0 t sdma_v5_0_ring_get_wptr
+ffffffff81eade70 t sdma_v5_0_ring_set_wptr
+ffffffff81eae1d0 t sdma_v5_0_ring_emit_ib
+ffffffff81eae490 t sdma_v5_0_ring_emit_fence
+ffffffff81eae900 t sdma_v5_0_ring_emit_pipeline_sync
+ffffffff81eaeb80 t sdma_v5_0_ring_emit_vm_flush
+ffffffff81eaeba0 t sdma_v5_0_ring_emit_hdp_flush
+ffffffff81eaee40 t sdma_v5_0_ring_test_ring
+ffffffff81eaf210 t sdma_v5_0_ring_test_ib
+ffffffff81eaf540 t sdma_v5_0_ring_insert_nop
+ffffffff81eaf670 t sdma_v5_0_ring_pad_ib
+ffffffff81eaf7a0 t sdma_v5_0_ring_init_cond_exec
+ffffffff81eaf9d0 t sdma_v5_0_ring_patch_cond_exec
+ffffffff81eafa90 t sdma_v5_0_ring_emit_wreg
+ffffffff81eafbe0 t sdma_v5_0_ring_emit_reg_wait
+ffffffff81eafe60 t sdma_v5_0_ring_emit_reg_write_reg_wait
+ffffffff81eafee0 t sdma_v5_0_ring_preempt_ib
+ffffffff81eb0020 t sdma_v5_0_ring_emit_mem_sync
+ffffffff81eb0230 t sdma_v5_0_emit_copy_buffer
+ffffffff81eb02f0 t sdma_v5_0_emit_fill_buffer
+ffffffff81eb0380 t sdma_v5_0_vm_copy_pte
+ffffffff81eb0440 t sdma_v5_0_vm_write_pte
+ffffffff81eb0510 t sdma_v5_0_vm_set_pte_pde
+ffffffff81eb0610 t sdma_v5_0_set_trap_irq_state
+ffffffff81eb06a0 t sdma_v5_0_process_trap_irq
+ffffffff81eb07b0 t sdma_v5_0_process_illegal_inst_irq
+ffffffff81eb07e0 t sdma_v5_0_mqd_init
+ffffffff81eb08c0 t sdma_v5_0_ctx_switch_enable
+ffffffff81eb0bc0 t sdma_v5_0_enable
+ffffffff81eb1000 t sdma_v5_2_early_init
+ffffffff81eb1170 t sdma_v5_2_sw_init
+ffffffff81eb13a0 t sdma_v5_2_sw_fini
+ffffffff81eb1430 t sdma_v5_2_hw_init
+ffffffff81eb1770 t sdma_v5_2_hw_fini
+ffffffff81eb17d0 t sdma_v5_2_suspend
+ffffffff81eb1830 t sdma_v5_2_resume
+ffffffff81eb1840 t sdma_v5_2_is_idle
+ffffffff81eb1900 t sdma_v5_2_wait_for_idle
+ffffffff81eb1a00 t sdma_v5_2_soft_reset
+ffffffff81eb1ca0 t sdma_v5_2_set_clockgating_state
+ffffffff81eb1fc0 t sdma_v5_2_set_powergating_state
+ffffffff81eb1ff0 t sdma_v5_2_get_clockgating_state
+ffffffff81eb2080 t sdma_v5_2_ring_get_rptr
+ffffffff81eb20e0 t sdma_v5_2_ring_get_wptr
+ffffffff81eb2220 t sdma_v5_2_ring_set_wptr
+ffffffff81eb23e0 t sdma_v5_2_ring_emit_ib
+ffffffff81eb26a0 t sdma_v5_2_ring_emit_fence
+ffffffff81eb2b10 t sdma_v5_2_ring_emit_pipeline_sync
+ffffffff81eb2d90 t sdma_v5_2_ring_emit_vm_flush
+ffffffff81eb2db0 t sdma_v5_2_ring_emit_hdp_flush
+ffffffff81eb3050 t sdma_v5_2_ring_test_ring
+ffffffff81eb3420 t sdma_v5_2_ring_test_ib
+ffffffff81eb3750 t sdma_v5_2_ring_insert_nop
+ffffffff81eb3880 t sdma_v5_2_ring_pad_ib
+ffffffff81eb39b0 t sdma_v5_2_ring_init_cond_exec
+ffffffff81eb3be0 t sdma_v5_2_ring_patch_cond_exec
+ffffffff81eb3ca0 t sdma_v5_2_ring_emit_wreg
+ffffffff81eb3df0 t sdma_v5_2_ring_emit_reg_wait
+ffffffff81eb4070 t sdma_v5_2_ring_emit_reg_write_reg_wait
+ffffffff81eb40f0 t sdma_v5_2_ring_preempt_ib
+ffffffff81eb4260 t sdma_v5_2_ring_emit_mem_sync
+ffffffff81eb4470 t sdma_v5_2_emit_copy_buffer
+ffffffff81eb4530 t sdma_v5_2_emit_fill_buffer
+ffffffff81eb45c0 t sdma_v5_2_vm_copy_pte
+ffffffff81eb4680 t sdma_v5_2_vm_write_pte
+ffffffff81eb4750 t sdma_v5_2_vm_set_pte_pde
+ffffffff81eb4850 t sdma_v5_2_set_trap_irq_state
+ffffffff81eb4910 t sdma_v5_2_process_trap_irq
+ffffffff81eb4a50 t sdma_v5_2_process_illegal_inst_irq
+ffffffff81eb4a80 t sdma_v5_2_mqd_init
+ffffffff81eb4b60 t sdma_v5_2_ctx_switch_enable
+ffffffff81eb4f60 t sdma_v5_2_enable
+ffffffff81eb5370 t sdma_v5_2_gfx_resume
+ffffffff81eb7000 t sdma_v6_0_early_init
+ffffffff81eb7140 t sdma_v6_0_sw_init
+ffffffff81eb7320 t sdma_v6_0_sw_fini
+ffffffff81eb73b0 t sdma_v6_0_hw_init
+ffffffff81eb73c0 t sdma_v6_0_hw_fini
+ffffffff81eb7410 t sdma_v6_0_suspend
+ffffffff81eb7460 t sdma_v6_0_resume
+ffffffff81eb7470 t sdma_v6_0_is_idle
+ffffffff81eb7500 t sdma_v6_0_wait_for_idle
+ffffffff81eb75c0 t sdma_v6_0_check_soft_reset
+ffffffff81eb7680 t sdma_v6_0_soft_reset
+ffffffff81eb7b20 t sdma_v6_0_set_clockgating_state
+ffffffff81eb7b50 t sdma_v6_0_set_powergating_state
+ffffffff81eb7b80 t sdma_v6_0_get_clockgating_state
+ffffffff81eb7bb0 t sdma_v6_0_ring_get_rptr
+ffffffff81eb7c10 t sdma_v6_0_ring_get_wptr
+ffffffff81eb7c80 t sdma_v6_0_ring_set_wptr
+ffffffff81eb7fe0 t sdma_v6_0_ring_emit_ib
+ffffffff81eb82a0 t sdma_v6_0_ring_emit_fence
+ffffffff81eb8710 t sdma_v6_0_ring_emit_pipeline_sync
+ffffffff81eb8990 t sdma_v6_0_ring_emit_vm_flush
+ffffffff81eb89b0 t sdma_v6_0_ring_emit_hdp_flush
+ffffffff81eb8c50 t sdma_v6_0_ring_test_ring
+ffffffff81eb9020 t sdma_v6_0_ring_test_ib
+ffffffff81eb9350 t sdma_v6_0_ring_insert_nop
+ffffffff81eb9480 t sdma_v6_0_ring_pad_ib
+ffffffff81eb95b0 t sdma_v6_0_ring_init_cond_exec
+ffffffff81eb97e0 t sdma_v6_0_ring_patch_cond_exec
+ffffffff81eb98a0 t sdma_v6_0_ring_emit_wreg
+ffffffff81eb99f0 t sdma_v6_0_ring_emit_reg_wait
+ffffffff81eb9c70 t sdma_v6_0_ring_emit_reg_write_reg_wait
+ffffffff81eb9cf0 t sdma_v6_0_ring_preempt_ib
+ffffffff81eb9e40 t sdma_v6_0_ring_emit_mem_sync
+ffffffff81eba050 t sdma_v6_0_emit_copy_buffer
+ffffffff81eba110 t sdma_v6_0_emit_fill_buffer
+ffffffff81eba1a0 t sdma_v6_0_vm_copy_pte
+ffffffff81eba260 t sdma_v6_0_vm_write_pte
+ffffffff81eba330 t sdma_v6_0_vm_set_pte_pde
+ffffffff81eba430 t sdma_v6_0_set_trap_irq_state
+ffffffff81eba4c0 t sdma_v6_0_process_trap_irq
+ffffffff81eba5f0 t sdma_v6_0_process_illegal_inst_irq
+ffffffff81eba620 t sdma_v6_0_mqd_init
+ffffffff81eba740 t sdma_v6_0_start
+ffffffff81eba9c0 t sdma_v6_0_enable
+ffffffff81ebab40 t sdma_v6_0_gfx_resume
+ffffffff81ebbbc0 t sdma_v6_0_gfx_stop
+ffffffff81ebc000 T sienna_cichlid_reset_init
+ffffffff81ebc0c0 t sienna_cichlid_async_reset
+ffffffff81ebc120 t sienna_cichlid_get_reset_handler
+ffffffff81ebc180 T sienna_cichlid_reset_fini
+ffffffff81ebc1e0 t sienna_cichlid_mode2_prepare_hwcontext
+ffffffff81ebc330 t sienna_cichlid_mode2_perform_reset
+ffffffff81ebc3b0 t sienna_cichlid_mode2_restore_hwcontext
+ffffffff81ebc6b0 t sienna_cichlid_mode2_reset
+ffffffff81ebd000 T smu_v11_0_i2c_control_init
+ffffffff81ebd0d0 T smu_v11_0_i2c_control_fini
+ffffffff81ebd110 t smu_v11_0_i2c_xfer
+ffffffff81ebe1f0 t smu_v11_0_i2c_func
+ffffffff81ebe220 t smu_v11_0_i2c_enable
+ffffffff81ebe360 t smu_v11_0_i2c_abort
+ffffffff81ebe460 t lock_bus
+ffffffff81ebe500 t trylock_bus
+ffffffff81ebe550 t unlock_bus
+ffffffff81ebf000 t smuio_v11_0_get_rom_index_offset
+ffffffff81ebf040 t smuio_v11_0_get_rom_data_offset
+ffffffff81ebf080 t smuio_v11_0_update_rom_clock_gating
+ffffffff81ebf1c0 t smuio_v11_0_get_clock_gating_state
+ffffffff81ec0000 t smuio_v11_0_6_get_rom_index_offset
+ffffffff81ec0040 t smuio_v11_0_6_get_rom_data_offset
+ffffffff81ec0080 t smuio_v11_0_6_update_rom_clock_gating
+ffffffff81ec01c0 t smuio_v11_0_6_get_clock_gating_state
+ffffffff81ec1000 t smuio_v13_0_get_rom_index_offset
+ffffffff81ec1040 t smuio_v13_0_get_rom_data_offset
+ffffffff81ec1080 t smuio_v13_0_update_rom_clock_gating
+ffffffff81ec11c0 t smuio_v13_0_get_clock_gating_state
+ffffffff81ec1260 t smuio_v13_0_get_die_id
+ffffffff81ec12e0 t smuio_v13_0_get_socket_id
+ffffffff81ec1360 t smuio_v13_0_is_host_gpu_xgmi_supported
+ffffffff81ec2000 t smuio_v13_0_6_get_rom_index_offset
+ffffffff81ec2040 t smuio_v13_0_6_get_rom_data_offset
+ffffffff81ec3000 t smuio_v9_0_get_rom_index_offset
+ffffffff81ec3040 t smuio_v9_0_get_rom_data_offset
+ffffffff81ec3080 t smuio_v9_0_update_rom_clock_gating
+ffffffff81ec31c0 t smuio_v9_0_get_clock_gating_state
+ffffffff81ec4000 T soc15_grbm_select
+ffffffff81ec4080 T soc15_program_register_sequence
+ffffffff81ec4280 T soc15_set_virt_ops
+ffffffff81ec42f0 t soc15_common_early_init
+ffffffff81ec4680 t soc15_common_late_init
+ffffffff81ec46c0 t soc15_common_sw_init
+ffffffff81ec4720 t soc15_common_sw_fini
+ffffffff81ec4770 t soc15_common_hw_init
+ffffffff81ec48a0 t soc15_common_hw_fini
+ffffffff81ec4970 t soc15_common_suspend
+ffffffff81ec49b0 t soc15_common_resume
+ffffffff81ec49f0 t soc15_common_is_idle
+ffffffff81ec4a20 t soc15_common_wait_for_idle
+ffffffff81ec4a50 t soc15_common_soft_reset
+ffffffff81ec4a80 t soc15_common_set_clockgating_state
+ffffffff81ec4dc0 t soc15_common_set_powergating_state
+ffffffff81ec4df0 t soc15_common_get_clockgating_state
+ffffffff81ec4ed0 t soc15_pcie_rreg
+ffffffff81ec4f30 t soc15_pcie_wreg
+ffffffff81ec4f90 t soc15_pcie_rreg64
+ffffffff81ec4ff0 t soc15_pcie_wreg64
+ffffffff81ec5050 t soc15_uvd_ctx_rreg
+ffffffff81ec50f0 t soc15_uvd_ctx_wreg
+ffffffff81ec5180 t soc15_didt_rreg
+ffffffff81ec5220 t soc15_didt_wreg
+ffffffff81ec52a0 t soc15_gc_cac_rreg
+ffffffff81ec53c0 t soc15_gc_cac_wreg
+ffffffff81ec54d0 t soc15_se_cac_rreg
+ffffffff81ec55f0 t soc15_se_cac_wreg
+ffffffff81ec5700 t soc15_read_disabled_bios
+ffffffff81ec5730 t soc15_read_register
+ffffffff81ec5830 t soc15_vga_set_state
+ffffffff81ec5860 t soc15_asic_reset
+ffffffff81ec5960 t soc15_asic_reset_method
+ffffffff81ec5ae0 t soc15_get_xclk
+ffffffff81ec5b30 t soc15_set_uvd_clocks
+ffffffff81ec5b60 t soc15_set_vce_clocks
+ffffffff81ec5b90 t soc15_get_config_memsize
+ffffffff81ec5bb0 t soc15_need_full_reset
+ffffffff81ec5be0 t soc15_get_pcie_usage
+ffffffff81ec5d10 t soc15_need_reset_on_init
+ffffffff81ec5db0 t soc15_get_pcie_replay_count
+ffffffff81ec5e20 t soc15_supports_baco
+ffffffff81ec5e80 t soc15_pre_asic_init
+ffffffff81ec5e90 t soc15_query_video_codecs
+ffffffff81ec5f40 t vega20_get_pcie_usage
+ffffffff81ec7000 T soc21_grbm_select
+ffffffff81ec7080 t soc21_common_early_init
+ffffffff81ec72d0 t soc21_common_late_init
+ffffffff81ec7300 t soc21_common_sw_init
+ffffffff81ec7330 t soc21_common_sw_fini
+ffffffff81ec7360 t soc21_common_hw_init
+ffffffff81ec7430 t soc21_common_hw_fini
+ffffffff81ec7490 t soc21_common_suspend
+ffffffff81ec74f0 t soc21_common_resume
+ffffffff81ec75c0 t soc21_common_is_idle
+ffffffff81ec75f0 t soc21_common_wait_for_idle
+ffffffff81ec7620 t soc21_common_soft_reset
+ffffffff81ec7650 t soc21_common_set_clockgating_state
+ffffffff81ec7700 t soc21_common_set_powergating_state
+ffffffff81ec7760 t soc21_common_get_clockgating_state
+ffffffff81ec77b0 t soc21_pcie_rreg
+ffffffff81ec7810 t soc21_pcie_wreg
+ffffffff81ec7870 t soc21_pcie_rreg64
+ffffffff81ec78d0 t soc21_pcie_wreg64
+ffffffff81ec7930 t soc21_didt_rreg
+ffffffff81ec79d0 t soc21_didt_wreg
+ffffffff81ec7a50 t soc21_read_disabled_bios
+ffffffff81ec7a80 t soc21_read_register
+ffffffff81ec7b70 t soc21_vga_set_state
+ffffffff81ec7ba0 t soc21_asic_reset
+ffffffff81ec7c80 t soc21_asic_reset_method
+ffffffff81ec7d40 t soc21_get_xclk
+ffffffff81ec7d70 t soc21_set_uvd_clocks
+ffffffff81ec7da0 t soc21_set_vce_clocks
+ffffffff81ec7dd0 t soc21_get_config_memsize
+ffffffff81ec7df0 t soc21_need_full_reset
+ffffffff81ec7e50 t soc21_init_doorbell_index
+ffffffff81ec7f70 t soc21_need_reset_on_init
+ffffffff81ec8000 t soc21_get_pcie_replay_count
+ffffffff81ec8030 t soc21_pre_asic_init
+ffffffff81ec8060 t soc21_update_umd_stable_pstate
+ffffffff81ec80d0 t soc21_query_video_codecs
+ffffffff81ec9000 t tonga_ih_early_init
+ffffffff81ec9050 t tonga_ih_sw_init
+ffffffff81ec90d0 t tonga_ih_sw_fini
+ffffffff81ec9110 t tonga_ih_hw_init
+ffffffff81ec9300 t tonga_ih_hw_fini
+ffffffff81ec93a0 t tonga_ih_suspend
+ffffffff81ec9440 t tonga_ih_resume
+ffffffff81ec9480 t tonga_ih_is_idle
+ffffffff81ec94d0 t tonga_ih_wait_for_idle
+ffffffff81ec9570 t tonga_ih_check_soft_reset
+ffffffff81ec95d0 t tonga_ih_pre_soft_reset
+ffffffff81ec9680 t tonga_ih_soft_reset
+ffffffff81ec9750 t tonga_ih_post_soft_reset
+ffffffff81ec9790 t tonga_ih_set_clockgating_state
+ffffffff81ec97c0 t tonga_ih_set_powergating_state
+ffffffff81ec97f0 t tonga_ih_get_wptr
+ffffffff81ec98e0 t tonga_ih_decode_iv
+ffffffff81ec9960 t tonga_ih_set_rptr
+ffffffff81eca000 t umc_v6_0_init_registers
+ffffffff81ecb000 t umc_v6_1_query_ras_error_count
+ffffffff81ecb4e0 t umc_v6_1_query_ras_error_address
+ffffffff81ecb7c0 t umc_v6_1_err_cnt_init
+ffffffff81ecc000 t umc_v6_7_query_ras_error_count
+ffffffff81ecc410 t umc_v6_7_query_ras_error_address
+ffffffff81ecc590 t umc_v6_7_query_ras_poison_mode
+ffffffff81ecc5f0 t umc_v6_7_convert_error_address
+ffffffff81ecc8f0 t umc_v6_7_ecc_info_query_ras_error_count
+ffffffff81eccb30 t umc_v6_7_ecc_info_query_ras_error_address
+ffffffff81ecd000 t umc_v8_10_query_ras_error_count
+ffffffff81ecd280 t umc_v8_10_query_ras_error_address
+ffffffff81ecd5b0 t umc_v8_10_err_cnt_init
+ffffffff81ecd730 t umc_v8_10_query_ras_poison_mode
+ffffffff81ece000 t umc_v8_7_query_ras_error_count
+ffffffff81ece310 t umc_v8_7_query_ras_error_address
+ffffffff81ece4c0 t umc_v8_7_err_cnt_init
+ffffffff81ece610 t umc_v8_7_ecc_info_query_ras_error_count
+ffffffff81ece740 t umc_v8_7_ecc_info_query_ras_error_address
+ffffffff81ecf000 t uvd_v5_0_early_init
+ffffffff81ecf050 t uvd_v5_0_sw_init
+ffffffff81ecf140 t uvd_v5_0_sw_fini
+ffffffff81ecf190 t uvd_v5_0_hw_init
+ffffffff81ecf6a0 t uvd_v5_0_hw_fini
+ffffffff81ecf720 t uvd_v5_0_suspend
+ffffffff81ecf820 t uvd_v5_0_resume
+ffffffff81ecf870 t uvd_v5_0_is_idle
+ffffffff81ecf8c0 t uvd_v5_0_wait_for_idle
+ffffffff81ecf950 t uvd_v5_0_soft_reset
+ffffffff81ecf9f0 t uvd_v5_0_set_clockgating_state
+ffffffff81ecfb90 t uvd_v5_0_set_powergating_state
+ffffffff81ecfbd0 t uvd_v5_0_get_clockgating_state
+ffffffff81ecfc50 t uvd_v5_0_ring_get_rptr
+ffffffff81ecfc90 t uvd_v5_0_ring_get_wptr
+ffffffff81ecfcd0 t uvd_v5_0_ring_set_wptr
+ffffffff81ecfd00 t uvd_v5_0_ring_emit_ib
+ffffffff81ecff70 t uvd_v5_0_ring_emit_fence
+ffffffff81ed0520 t uvd_v5_0_ring_test_ring
+ffffffff81ed06c0 t uvd_v5_0_ring_insert_nop
+ffffffff81ed0820 t uvd_v5_0_set_interrupt_state
+ffffffff81ed0850 t uvd_v5_0_process_interrupt
+ffffffff81ed08b0 t uvd_v5_0_stop
+ffffffff81ed09c0 t uvd_v5_0_start
+ffffffff81ed2000 t uvd_v6_0_early_init
+ffffffff81ed2140 t uvd_v6_0_sw_init
+ffffffff81ed2460 t uvd_v6_0_sw_fini
+ffffffff81ed2520 t uvd_v6_0_hw_init
+ffffffff81ed2ae0 t uvd_v6_0_hw_fini
+ffffffff81ed2b60 t uvd_v6_0_suspend
+ffffffff81ed2c60 t uvd_v6_0_resume
+ffffffff81ed2cb0 t uvd_v6_0_is_idle
+ffffffff81ed2d00 t uvd_v6_0_wait_for_idle
+ffffffff81ed2d90 t uvd_v6_0_check_soft_reset
+ffffffff81ed2e10 t uvd_v6_0_pre_soft_reset
+ffffffff81ed2e50 t uvd_v6_0_soft_reset
+ffffffff81ed2f20 t uvd_v6_0_post_soft_reset
+ffffffff81ed2fc0 t uvd_v6_0_set_clockgating_state
+ffffffff81ed3150 t uvd_v6_0_set_powergating_state
+ffffffff81ed31c0 t uvd_v6_0_get_clockgating_state
+ffffffff81ed3250 t uvd_v6_0_ring_get_rptr
+ffffffff81ed3290 t uvd_v6_0_ring_get_wptr
+ffffffff81ed32d0 t uvd_v6_0_ring_set_wptr
+ffffffff81ed3300 t uvd_v6_0_ring_emit_ib
+ffffffff81ed3660 t uvd_v6_0_ring_emit_fence
+ffffffff81ed3c10 t uvd_v6_0_ring_emit_pipeline_sync
+ffffffff81ed4010 t uvd_v6_0_ring_emit_vm_flush
+ffffffff81ed4370 t uvd_v6_0_ring_emit_hdp_flush
+ffffffff81ed43a0 t uvd_v6_0_ring_test_ring
+ffffffff81ed4540 t uvd_v6_0_ring_insert_nop
+ffffffff81ed46a0 t uvd_v6_0_ring_emit_wreg
+ffffffff81ed4920 t uvd_v6_0_enc_ring_get_rptr
+ffffffff81ed4980 t uvd_v6_0_enc_ring_get_wptr
+ffffffff81ed49e0 t uvd_v6_0_enc_ring_set_wptr
+ffffffff81ed4a20 t uvd_v6_0_enc_ring_emit_ib
+ffffffff81ed4c60 t uvd_v6_0_enc_ring_emit_fence
+ffffffff81ed4ea0 t uvd_v6_0_enc_ring_emit_pipeline_sync
+ffffffff81ed5050 t uvd_v6_0_enc_ring_emit_vm_flush
+ffffffff81ed5260 t uvd_v6_0_enc_ring_test_ring
+ffffffff81ed53b0 t uvd_v6_0_enc_ring_test_ib
+ffffffff81ed5970 t uvd_v6_0_enc_ring_insert_end
+ffffffff81ed5a00 t uvd_v6_0_set_interrupt_state
+ffffffff81ed5a30 t uvd_v6_0_process_interrupt
+ffffffff81ed5b20 t uvd_v6_0_stop
+ffffffff81ed5c30 t uvd_v6_0_start
+ffffffff81ed7000 t uvd_v7_0_early_init
+ffffffff81ed7270 t uvd_v7_0_sw_init
+ffffffff81ed75f0 t uvd_v7_0_sw_fini
+ffffffff81ed7700 t uvd_v7_0_hw_init
+ffffffff81eda620 t uvd_v7_0_hw_fini
+ffffffff81eda930 t uvd_v7_0_suspend
+ffffffff81eda9e0 t uvd_v7_0_resume
+ffffffff81edaa30 t uvd_v7_0_set_clockgating_state
+ffffffff81edaa60 t uvd_v7_0_ring_get_rptr
+ffffffff81edab00 t uvd_v7_0_ring_get_wptr
+ffffffff81edaba0 t uvd_v7_0_ring_set_wptr
+ffffffff81edac20 t uvd_v7_0_ring_patch_cs_in_place
+ffffffff81edaca0 t uvd_v7_0_ring_emit_ib
+ffffffff81edb050 t uvd_v7_0_ring_emit_fence
+ffffffff81edb6b0 t uvd_v7_0_ring_emit_vm_flush
+ffffffff81edb720 t uvd_v7_0_ring_emit_hdp_flush
+ffffffff81edb750 t uvd_v7_0_ring_test_ring
+ffffffff81edb9e0 t uvd_v7_0_ring_insert_nop
+ffffffff81edbb80 t uvd_v7_0_ring_emit_wreg
+ffffffff81edbe50 t uvd_v7_0_ring_emit_reg_wait
+ffffffff81edc1f0 t uvd_v7_0_enc_ring_get_rptr
+ffffffff81edc2e0 t uvd_v7_0_enc_ring_get_wptr
+ffffffff81edc3e0 t uvd_v7_0_enc_ring_set_wptr
+ffffffff81edc4e0 t uvd_v7_0_enc_ring_emit_ib
+ffffffff81edc720 t uvd_v7_0_enc_ring_emit_fence
+ffffffff81edc960 t uvd_v7_0_enc_ring_emit_vm_flush
+ffffffff81edc9d0 t uvd_v7_0_enc_ring_test_ring
+ffffffff81edcb30 t uvd_v7_0_enc_ring_test_ib
+ffffffff81edd0f0 t uvd_v7_0_enc_ring_insert_end
+ffffffff81edd180 t uvd_v7_0_enc_ring_emit_wreg
+ffffffff81edd2e0 t uvd_v7_0_enc_ring_emit_reg_wait
+ffffffff81edd4a0 t uvd_v7_0_set_interrupt_state
+ffffffff81edd4d0 t uvd_v7_0_process_interrupt
+ffffffff81ede000 t vce_v3_0_early_init
+ffffffff81ede180 t vce_v3_0_sw_init
+ffffffff81ede2d0 t vce_v3_0_sw_fini
+ffffffff81ede320 t vce_v3_0_hw_init
+ffffffff81ede400 t vce_v3_0_hw_fini
+ffffffff81ede4f0 t vce_v3_0_suspend
+ffffffff81ede5c0 t vce_v3_0_resume
+ffffffff81ede610 t vce_v3_0_is_idle
+ffffffff81ede680 t vce_v3_0_wait_for_idle
+ffffffff81ede730 t vce_v3_0_check_soft_reset
+ffffffff81ede830 t vce_v3_0_pre_soft_reset
+ffffffff81ede8d0 t vce_v3_0_soft_reset
+ffffffff81ede9a0 t vce_v3_0_post_soft_reset
+ffffffff81edeb00 t vce_v3_0_set_clockgating_state
+ffffffff81ededf0 t vce_v3_0_set_powergating_state
+ffffffff81edf640 t vce_v3_0_get_clockgating_state
+ffffffff81edf700 t vce_v3_0_ring_get_rptr
+ffffffff81edf7d0 t vce_v3_0_ring_get_wptr
+ffffffff81edf8a0 t vce_v3_0_ring_set_wptr
+ffffffff81edf960 t vce_v3_0_ring_emit_ib
+ffffffff81edfba0 t vce_v3_0_emit_pipeline_sync
+ffffffff81edfd50 t vce_v3_0_emit_vm_flush
+ffffffff81edffc0 t vce_v3_0_set_interrupt_state
+ffffffff81ee0030 t vce_v3_0_process_interrupt
+ffffffff81ee00f0 t vce_v3_0_stop
+ffffffff81ee1000 t vce_v4_0_early_init
+ffffffff81ee10b0 t vce_v4_0_sw_init
+ffffffff81ee12e0 t vce_v4_0_sw_fini
+ffffffff81ee1360 t vce_v4_0_hw_init
+ffffffff81ee1b40 t vce_v4_0_hw_fini
+ffffffff81ee1be0 t vce_v4_0_suspend
+ffffffff81ee1e00 t vce_v4_0_resume
+ffffffff81ee1eb0 t vce_v4_0_set_clockgating_state
+ffffffff81ee1ee0 t vce_v4_0_set_powergating_state
+ffffffff81ee1fc0 t vce_v4_0_ring_get_rptr
+ffffffff81ee2030 t vce_v4_0_ring_get_wptr
+ffffffff81ee20c0 t vce_v4_0_ring_set_wptr
+ffffffff81ee2150 t vce_v4_0_ring_emit_ib
+ffffffff81ee2390 t vce_v4_0_ring_emit_fence
+ffffffff81ee25d0 t vce_v4_0_emit_vm_flush
+ffffffff81ee2640 t vce_v4_0_ring_insert_end
+ffffffff81ee26d0 t vce_v4_0_emit_wreg
+ffffffff81ee2830 t vce_v4_0_emit_reg_wait
+ffffffff81ee29f0 t vce_v4_0_set_interrupt_state
+ffffffff81ee2a80 t vce_v4_0_process_interrupt
+ffffffff81ee2b20 t vce_v4_0_start
+ffffffff81ee3500 t vce_v4_0_stop
+ffffffff81ee4000 T vcn_dec_sw_ring_emit_fence
+ffffffff81ee4240 T vcn_dec_sw_ring_insert_end
+ffffffff81ee42d0 T vcn_dec_sw_ring_emit_ib
+ffffffff81ee4510 T vcn_dec_sw_ring_emit_reg_wait
+ffffffff81ee46d0 T vcn_dec_sw_ring_emit_vm_flush
+ffffffff81ee4740 T vcn_dec_sw_ring_emit_wreg
+ffffffff81ee5000 T vcn_v1_0_set_pg_for_begin_use
+ffffffff81ee5150 T vcn_v1_0_ring_end_use
+ffffffff81ee51c0 t vcn_v1_0_early_init
+ffffffff81ee5340 t vcn_v1_0_sw_init
+ffffffff81ee55e0 t vcn_v1_0_sw_fini
+ffffffff81ee5640 t vcn_v1_0_hw_init
+ffffffff81ee5720 t vcn_v1_0_hw_fini
+ffffffff81ee5820 t vcn_v1_0_suspend
+ffffffff81ee5890 t vcn_v1_0_resume
+ffffffff81ee5980 t vcn_v1_0_is_idle
+ffffffff81ee5a10 t vcn_v1_0_wait_for_idle
+ffffffff81ee5b00 t vcn_v1_0_set_clockgating_state
+ffffffff81ee5bb0 t vcn_v1_0_set_powergating_state
+ffffffff81ee6540 t vcn_v1_0_dec_ring_get_rptr
+ffffffff81ee65d0 t vcn_v1_0_dec_ring_get_wptr
+ffffffff81ee6660 t vcn_v1_0_dec_ring_set_wptr
+ffffffff81ee6770 t vcn_v1_0_ring_patch_cs_in_place
+ffffffff81ee6940 t vcn_v1_0_dec_ring_emit_ib
+ffffffff81ee6cd0 t vcn_v1_0_dec_ring_emit_fence
+ffffffff81ee7300 t vcn_v1_0_dec_ring_emit_vm_flush
+ffffffff81ee7370 t vcn_v1_0_dec_ring_insert_nop
+ffffffff81ee7500 t vcn_v1_0_dec_ring_insert_start
+ffffffff81ee76e0 t vcn_v1_0_dec_ring_insert_end
+ffffffff81ee77f0 t vcn_v1_0_ring_begin_use
+ffffffff81ee7890 t vcn_v1_0_dec_ring_emit_wreg
+ffffffff81ee7b40 t vcn_v1_0_dec_ring_emit_reg_wait
+ffffffff81ee7ec0 t vcn_v1_0_enc_ring_get_rptr
+ffffffff81ee7f90 t vcn_v1_0_enc_ring_get_wptr
+ffffffff81ee8060 t vcn_v1_0_enc_ring_set_wptr
+ffffffff81ee8120 t vcn_v1_0_enc_ring_emit_ib
+ffffffff81ee8360 t vcn_v1_0_enc_ring_emit_fence
+ffffffff81ee85a0 t vcn_v1_0_enc_ring_emit_vm_flush
+ffffffff81ee8610 t vcn_v1_0_enc_ring_insert_end
+ffffffff81ee86a0 t vcn_v1_0_enc_ring_emit_wreg
+ffffffff81ee8800 t vcn_v1_0_enc_ring_emit_reg_wait
+ffffffff81ee89c0 t vcn_v1_0_set_interrupt_state
+ffffffff81ee89f0 t vcn_v1_0_process_interrupt
+ffffffff81ee8aa0 t vcn_v1_0_idle_work_handler
+ffffffff81ee8c30 t vcn_v1_0_pause_dpg_mode
+ffffffff81ee9d50 t vcn_v1_0_enable_clock_gating
+ffffffff81eea160 t vcn_v1_0_disable_clock_gating
+ffffffff81eea6f0 t vcn_1_0_enable_static_power_gating
+ffffffff81eea910 t vcn_v1_0_start_dpg_mode
+ffffffff81eee540 t vcn_v1_0_start_spg_mode
+ffffffff81ef0760 t vcn_v1_0_clock_gating_dpg_mode
+ffffffff81ef1000 T vcn_v2_0_dec_ring_insert_start
+ffffffff81ef11c0 T vcn_v2_0_dec_ring_insert_end
+ffffffff81ef12c0 T vcn_v2_0_dec_ring_insert_nop
+ffffffff81ef1430 T vcn_v2_0_dec_ring_emit_fence
+ffffffff81ef19f0 T vcn_v2_0_dec_ring_emit_ib
+ffffffff81ef1d50 T vcn_v2_0_dec_ring_emit_reg_wait
+ffffffff81ef20a0 T vcn_v2_0_dec_ring_emit_vm_flush
+ffffffff81ef2110 T vcn_v2_0_dec_ring_emit_wreg
+ffffffff81ef23a0 T vcn_v2_0_enc_ring_emit_fence
+ffffffff81ef25e0 T vcn_v2_0_enc_ring_insert_end
+ffffffff81ef2670 T vcn_v2_0_enc_ring_emit_ib
+ffffffff81ef28b0 T vcn_v2_0_enc_ring_emit_reg_wait
+ffffffff81ef2a70 T vcn_v2_0_enc_ring_emit_vm_flush
+ffffffff81ef2ae0 T vcn_v2_0_enc_ring_emit_wreg
+ffffffff81ef2c40 T vcn_v2_0_dec_ring_test_ring
+ffffffff81ef2ee0 t vcn_v2_0_early_init
+ffffffff81ef3060 t vcn_v2_0_sw_init
+ffffffff81ef3370 t vcn_v2_0_sw_fini
+ffffffff81ef33f0 t vcn_v2_0_hw_init
+ffffffff81ef3da0 t vcn_v2_0_hw_fini
+ffffffff81ef3ea0 t vcn_v2_0_suspend
+ffffffff81ef3ed0 t vcn_v2_0_resume
+ffffffff81ef3f20 t vcn_v2_0_is_idle
+ffffffff81ef3fb0 t vcn_v2_0_wait_for_idle
+ffffffff81ef40a0 t vcn_v2_0_set_clockgating_state
+ffffffff81ef4130 t vcn_v2_0_set_powergating_state
+ffffffff81ef63f0 t vcn_v2_0_dec_ring_get_rptr
+ffffffff81ef6480 t vcn_v2_0_dec_ring_get_wptr
+ffffffff81ef6520 t vcn_v2_0_dec_ring_set_wptr
+ffffffff81ef6650 t vcn_v2_0_enc_ring_get_rptr
+ffffffff81ef6720 t vcn_v2_0_enc_ring_get_wptr
+ffffffff81ef6810 t vcn_v2_0_enc_ring_set_wptr
+ffffffff81ef6900 t vcn_v2_0_set_interrupt_state
+ffffffff81ef6930 t vcn_v2_0_process_interrupt
+ffffffff81ef69e0 t vcn_v2_0_pause_dpg_mode
+ffffffff81ef7340 t vcn_v2_0_enable_clock_gating
+ffffffff81ef75c0 t vcn_v2_0_disable_clock_gating
+ffffffff81ef79c0 t vcn_v2_0_enable_static_power_gating
+ffffffff81ef7ba0 t vcn_v2_0_start_dpg_mode
+ffffffff81efc660 t vcn_v2_0_clock_gating_dpg_mode
+ffffffff81efd000 t vcn_v2_6_query_poison_status
+ffffffff81efd0d0 t vcn_v2_5_early_init
+ffffffff81efd410 t vcn_v2_5_sw_init
+ffffffff81efd890 t vcn_v2_5_sw_fini
+ffffffff81efd960 t vcn_v2_5_hw_init
+ffffffff81efe420 t vcn_v2_5_hw_fini
+ffffffff81efe560 t vcn_v2_5_suspend
+ffffffff81efe590 t vcn_v2_5_resume
+ffffffff81efe5e0 t vcn_v2_5_is_idle
+ffffffff81efe6d0 t vcn_v2_5_wait_for_idle
+ffffffff81efe800 t vcn_v2_5_set_clockgating_state
+ffffffff81efe880 t vcn_v2_5_set_powergating_state
+ffffffff81eff160 t vcn_v2_5_dec_ring_get_rptr
+ffffffff81eff200 t vcn_v2_5_dec_ring_get_wptr
+ffffffff81eff2b0 t vcn_v2_5_dec_ring_set_wptr
+ffffffff81eff360 t vcn_v2_5_enc_ring_get_rptr
+ffffffff81eff450 t vcn_v2_5_enc_ring_get_wptr
+ffffffff81eff550 t vcn_v2_5_enc_ring_set_wptr
+ffffffff81eff650 t vcn_v2_5_set_interrupt_state
+ffffffff81eff680 t vcn_v2_5_process_interrupt
+ffffffff81eff7a0 t vcn_v2_5_pause_dpg_mode
+ffffffff81f00110 t vcn_v2_5_enable_clock_gating
+ffffffff81f00410 t vcn_v2_5_disable_clock_gating
+ffffffff81f00930 t vcn_v2_5_start
+ffffffff81f04530 t vcn_v2_5_clock_gating_dpg_mode
+ffffffff81f04ed0 t vcn_v2_5_mc_resume_dpg_mode
+ffffffff81f08000 t vcn_v3_0_early_init
+ffffffff81f08220 t vcn_v3_0_sw_init
+ffffffff81f086d0 t vcn_v3_0_sw_fini
+ffffffff81f087b0 t vcn_v3_0_hw_init
+ffffffff81f09350 t vcn_v3_0_hw_fini
+ffffffff81f09450 t vcn_v3_0_suspend
+ffffffff81f09480 t vcn_v3_0_resume
+ffffffff81f094d0 t vcn_v3_0_is_idle
+ffffffff81f095c0 t vcn_v3_0_wait_for_idle
+ffffffff81f096f0 t vcn_v3_0_set_clockgating_state
+ffffffff81f09800 t vcn_v3_0_set_powergating_state
+ffffffff81f0c080 t vcn_v3_0_dec_ring_get_rptr
+ffffffff81f0c120 t vcn_v3_0_dec_ring_get_wptr
+ffffffff81f0c1d0 t vcn_v3_0_dec_ring_set_wptr
+ffffffff81f0c340 t vcn_v3_0_ring_patch_cs_in_place
+ffffffff81f0c640 t vcn_v3_0_enc_ring_get_rptr
+ffffffff81f0c730 t vcn_v3_0_enc_ring_get_wptr
+ffffffff81f0c830 t vcn_v3_0_enc_ring_set_wptr
+ffffffff81f0c930 t vcn_v3_0_set_interrupt_state
+ffffffff81f0c960 t vcn_v3_0_process_interrupt
+ffffffff81f0ca50 t vcn_v3_0_pause_dpg_mode
+ffffffff81f0d3c0 t vcn_v3_0_enable_clock_gating
+ffffffff81f0d640 t vcn_v3_0_disable_clock_gating
+ffffffff81f0dbe0 t vcn_v3_0_start_dpg_mode
+ffffffff81f12980 t vcn_v3_0_clock_gating_dpg_mode
+ffffffff81f14000 t vcn_v4_0_early_init
+ffffffff81f14120 t vcn_v4_0_sw_init
+ffffffff81f14360 t vcn_v4_0_sw_fini
+ffffffff81f14440 t vcn_v4_0_hw_init
+ffffffff81f14e80 t vcn_v4_0_hw_fini
+ffffffff81f14f90 t vcn_v4_0_suspend
+ffffffff81f14fc0 t vcn_v4_0_resume
+ffffffff81f15010 t vcn_v4_0_is_idle
+ffffffff81f15110 t vcn_v4_0_wait_for_idle
+ffffffff81f15240 t vcn_v4_0_set_clockgating_state
+ffffffff81f15350 t vcn_v4_0_set_powergating_state
+ffffffff81f17900 t vcn_v4_0_unified_ring_get_rptr
+ffffffff81f179e0 t vcn_v4_0_unified_ring_get_wptr
+ffffffff81f17ad0 t vcn_v4_0_unified_ring_set_wptr
+ffffffff81f17bd0 t vcn_v4_0_ring_patch_cs_in_place
+ffffffff81f17e50 t vcn_v4_0_set_interrupt_state
+ffffffff81f17e80 t vcn_v4_0_process_interrupt
+ffffffff81f17f40 t vcn_v4_0_pause_dpg_mode
+ffffffff81f18300 t vcn_v4_0_enable_clock_gating
+ffffffff81f185f0 t vcn_v4_0_disable_clock_gating
+ffffffff81f18b40 t vcn_v4_0_start_dpg_mode
+ffffffff81f1d1d0 t vcn_v4_0_disable_clock_gating_dpg_mode
+ffffffff81f1e000 t vega10_ih_early_init
+ffffffff81f1e050 t vega10_ih_sw_init
+ffffffff81f1e300 t vega10_ih_sw_fini
+ffffffff81f1e340 t vega10_ih_hw_init
+ffffffff81f1e6d0 t vega10_ih_hw_fini
+ffffffff81f1e720 t vega10_ih_suspend
+ffffffff81f1e770 t vega10_ih_resume
+ffffffff81f1e780 t vega10_ih_is_idle
+ffffffff81f1e7b0 t vega10_ih_wait_for_idle
+ffffffff81f1e7e0 t vega10_ih_soft_reset
+ffffffff81f1e810 t vega10_ih_set_clockgating_state
+ffffffff81f1e950 t vega10_ih_set_powergating_state
+ffffffff81f1e980 t vega10_ih_get_wptr
+ffffffff81f1ea90 t vega10_ih_set_rptr
+ffffffff81f1eb60 t vega10_ih_self_irq
+ffffffff81f1ebe0 t vega10_ih_toggle_interrupts
+ffffffff81f1f000 T vega10_reg_base_init
+ffffffff81f1f150 T vega10_doorbell_index_init
+ffffffff81f20000 t vega20_ih_early_init
+ffffffff81f20050 t vega20_ih_sw_init
+ffffffff81f20300 t vega20_ih_sw_fini
+ffffffff81f20340 t vega20_ih_hw_init
+ffffffff81f20a60 t vega20_ih_hw_fini
+ffffffff81f20ab0 t vega20_ih_suspend
+ffffffff81f20b00 t vega20_ih_resume
+ffffffff81f20b10 t vega20_ih_is_idle
+ffffffff81f20b40 t vega20_ih_wait_for_idle
+ffffffff81f20b70 t vega20_ih_soft_reset
+ffffffff81f20ba0 t vega20_ih_set_clockgating_state
+ffffffff81f20cc0 t vega20_ih_set_powergating_state
+ffffffff81f20cf0 t vega20_ih_get_wptr
+ffffffff81f20e00 t vega20_ih_set_rptr
+ffffffff81f20ed0 t vega20_ih_self_irq
+ffffffff81f20f50 t vega20_ih_toggle_interrupts
+ffffffff81f22000 T vega20_reg_base_init
+ffffffff81f22160 T vega20_doorbell_index_init
+ffffffff81f23000 T vi_srbm_select
+ffffffff81f23050 T vi_set_virt_ops
+ffffffff81f23090 T vi_set_ip_blocks
+ffffffff81f234d0 T legacy_doorbell_index_init
+ffffffff81f23580 t vi_common_early_init
+ffffffff81f23870 t vi_common_late_init
+ffffffff81f238b0 t vi_common_sw_init
+ffffffff81f238f0 t vi_common_sw_fini
+ffffffff81f23920 t vi_common_hw_init
+ffffffff81f23ff0 t vi_common_hw_fini
+ffffffff81f24070 t vi_common_suspend
+ffffffff81f240f0 t vi_common_resume
+ffffffff81f24130 t vi_common_is_idle
+ffffffff81f24160 t vi_common_wait_for_idle
+ffffffff81f24190 t vi_common_soft_reset
+ffffffff81f241c0 t vi_common_set_clockgating_state
+ffffffff81f24720 t vi_common_set_powergating_state
+ffffffff81f24750 t vi_common_get_clockgating_state
+ffffffff81f24810 t cz_smc_rreg
+ffffffff81f24890 t cz_smc_wreg
+ffffffff81f24900 t vi_smc_rreg
+ffffffff81f24980 t vi_smc_wreg
+ffffffff81f249f0 t vi_pcie_rreg
+ffffffff81f24a90 t vi_pcie_wreg
+ffffffff81f24b20 t vi_uvd_ctx_rreg
+ffffffff81f24bb0 t vi_uvd_ctx_wreg
+ffffffff81f24c20 t vi_didt_rreg
+ffffffff81f24ca0 t vi_didt_wreg
+ffffffff81f24d10 t vi_gc_cac_rreg
+ffffffff81f24d90 t vi_gc_cac_wreg
+ffffffff81f24e00 t vi_read_disabled_bios
+ffffffff81f24fc0 t vi_read_bios_from_rom
+ffffffff81f250c0 t vi_read_register
+ffffffff81f25370 t vi_vga_set_state
+ffffffff81f253a0 t vi_asic_reset
+ffffffff81f25500 t vi_asic_reset_method
+ffffffff81f255b0 t vi_get_xclk
+ffffffff81f25650 t vi_set_uvd_clocks
+ffffffff81f25700 t vi_set_vce_clocks
+ffffffff81f259b0 t vi_get_config_memsize
+ffffffff81f259d0 t vi_flush_hdp
+ffffffff81f25a40 t vi_invalidate_hdp
+ffffffff81f25ab0 t vi_need_full_reset
+ffffffff81f25b00 t vi_get_pcie_usage
+ffffffff81f25c30 t vi_need_reset_on_init
+ffffffff81f25cb0 t vi_get_pcie_replay_count
+ffffffff81f25d20 t vi_asic_supports_baco
+ffffffff81f25d70 t vi_pre_asic_init
+ffffffff81f25da0 t vi_query_video_codecs
+ffffffff81f25e40 t vi_set_uvd_clock
+ffffffff81f26000 T amdgpu_dm_find_first_crtc_matching_connector
+ffffffff81f26070 T amdgpu_dm_update_connector_after_detect
+ffffffff81f26560 T amdgpu_dm_update_freesync_caps
+ffffffff81f26a90 T dm_atomic_get_state
+ffffffff81f26b00 T amdgpu_dm_connector_atomic_set_property
+ffffffff81f26bb0 T amdgpu_dm_connector_atomic_get_property
+ffffffff81f26c50 T amdgpu_dm_connector_funcs_reset
+ffffffff81f26d30 T amdgpu_dm_connector_atomic_duplicate_state
+ffffffff81f26e30 T create_validate_stream_for_sink
+ffffffff81f281c0 T amdgpu_dm_connector_mode_valid
+ffffffff81f28370 T convert_dc_color_depth_into_bpc
+ffffffff81f283b0 t dm_encoder_helper_disable
+ffffffff81f283e0 t dm_encoder_helper_atomic_check
+ffffffff81f285d0 T amdgpu_dm_connector_init_helper
+ffffffff81f28870 T amdgpu_dm_get_encoder_crtc_mask
+ffffffff81f288c0 T dm_restore_drm_connector_state
+ffffffff81f28a30 T amdgpu_dm_trigger_timing_sync
+ffffffff81f28c00 T dm_write_reg_func
+ffffffff81f28c20 T dm_read_reg_func
+ffffffff81f28cc0 T amdgpu_dm_process_dmub_aux_transfer_sync
+ffffffff81f28ed0 T amdgpu_dm_process_dmub_set_config_sync
+ffffffff81f29040 T check_seamless_boot_capability
+ffffffff81f29080 t dm_early_init
+ffffffff81f29280 t dm_late_init
+ffffffff81f29590 t dm_sw_init
+ffffffff81f29d40 t dm_sw_fini
+ffffffff81f29e30 t amdgpu_dm_early_fini
+ffffffff81f29e90 t dm_hw_init
+ffffffff81f2bc30 t dm_hw_fini
+ffffffff81f2bc80 t dm_suspend
+ffffffff81f2bfe0 t dm_resume
+ffffffff81f2c6e0 t dm_is_idle
+ffffffff81f2c710 t dm_wait_for_idle
+ffffffff81f2c740 t dm_check_soft_reset
+ffffffff81f2c770 t dm_soft_reset
+ffffffff81f2c7a0 t dm_set_clockgating_state
+ffffffff81f2c7d0 t dm_set_powergating_state
+ffffffff81f2c800 t dm_bandwidth_update
+ffffffff81f2c830 t dm_vblank_get_counter
+ffffffff81f2c8a0 t dm_crtc_get_scanoutpos
+ffffffff81f2c960 t amdgpu_dm_dmub_reg_read
+ffffffff81f2ca10 t amdgpu_dm_dmub_reg_write
+ffffffff81f2ca40 t dm_dmub_hw_init
+ffffffff81f2ce10 t dmub_aux_setconfig_callback
+ffffffff81f2cec0 t dmub_hpd_callback
+ffffffff81f2d010 t amdgpu_dm_fini
+ffffffff81f2d1e0 t handle_hpd_irq_helper
+ffffffff81f2d310 t handle_hpd_rx_irq
+ffffffff81f2d770 t emulated_link_detect
+ffffffff81f2d870 t dm_handle_hpd_rx_offload_work
+ffffffff81f2d9c0 t amdgpu_dm_atomic_check
+ffffffff81f2ecb0 t dm_update_plane_state
+ffffffff81f2f650 t dm_update_crtc_state
+ffffffff81f30290 t dm_atomic_destroy_state
+ffffffff81f302d0 t fill_dc_plane_info_and_addr
+ffffffff81f30610 t fill_hdr_info_packet
+ffffffff81f30770 t get_highest_refresh_rate_mode
+ffffffff81f308a0 t update_stream_scaling_settings
+ffffffff81f309e0 t amdgpu_dm_atomic_commit_tail
+ffffffff81f32e80 t amdgpu_dm_backlight_set_level
+ffffffff81f33060 t dm_atomic_duplicate_state
+ffffffff81f33100 t dm_dmub_outbox1_low_irq
+ffffffff81f33370 t dm_handle_hpd_work
+ffffffff81f333e0 t amdgpu_dm_encoder_destroy
+ffffffff81f33410 t amdgpu_dm_i2c_xfer
+ffffffff81f33560 t amdgpu_dm_i2c_func
+ffffffff81f33590 t amdgpu_dm_connector_detect
+ffffffff81f33650 t amdgpu_dm_connector_late_register
+ffffffff81f336b0 t amdgpu_dm_connector_unregister
+ffffffff81f336d0 t amdgpu_dm_connector_destroy
+ffffffff81f337f0 t get_modes
+ffffffff81f33800 t amdgpu_dm_connector_atomic_check
+ffffffff81f33900 t amdgpu_dm_connector_get_modes
+ffffffff81f33e80 t amdgpu_dm_backlight_update_status
+ffffffff81f33f00 t amdgpu_dm_backlight_get_brightness
+ffffffff81f340f0 t dm_crtc_high_irq
+ffffffff81f34290 t dm_vupdate_high_irq
+ffffffff81f34410 t dm_pflip_high_irq
+ffffffff81f34620 t handle_hpd_irq
+ffffffff81f34630 t dm_gpureset_toggle_interrupts
+ffffffff81f34840 t s3_handle_mst
+ffffffff81f35000 T amdgpu_dm_init_color_mod
+ffffffff81f35010 T amdgpu_dm_verify_lut_sizes
+ffffffff81f350e0 T amdgpu_dm_update_crtc_color_mgmt
+ffffffff81f356d0 T amdgpu_dm_update_plane_color_mgmt
+ffffffff81f36000 T dm_crtc_handle_vblank
+ffffffff81f36070 T modeset_required
+ffffffff81f360b0 T amdgpu_dm_vrr_active_irq
+ffffffff81f360f0 T dm_set_vupdate_irq
+ffffffff81f361a0 T amdgpu_dm_vrr_active
+ffffffff81f361e0 T dm_enable_vblank
+ffffffff81f36200 t dm_set_vblank
+ffffffff81f36440 T dm_disable_vblank
+ffffffff81f36460 T amdgpu_dm_crtc_init
+ffffffff81f36640 t vblank_control_worker
+ffffffff81f36760 t dm_crtc_reset_state
+ffffffff81f36800 t amdgpu_dm_crtc_destroy
+ffffffff81f36830 t dm_crtc_duplicate_state
+ffffffff81f369e0 t dm_crtc_destroy_state
+ffffffff81f36a20 t dm_crtc_helper_mode_fixup
+ffffffff81f36a50 t dm_crtc_helper_disable
+ffffffff81f36a80 t dm_crtc_helper_atomic_check
+ffffffff81f37000 T dm_helpers_parse_edid_caps
+ffffffff81f37190 T dm_helpers_dp_update_branch_info
+ffffffff81f371c0 T dm_helpers_dp_mst_write_payload_allocation_table
+ffffffff81f37540 T dm_helpers_dp_mst_poll_pending_down_reply
+ffffffff81f37570 T dm_helpers_dp_mst_clear_payload_allocation_table
+ffffffff81f375a0 T dm_helpers_dp_mst_poll_for_allocation_change_trigger
+ffffffff81f37610 T dm_helpers_dp_mst_send_payload_allocation
+ffffffff81f376e0 T dm_dtn_log_begin
+ffffffff81f37730 T dm_dtn_log_append_v
+ffffffff81f37880 T dm_dtn_log_end
+ffffffff81f378d0 T dm_helpers_dp_mst_start_top_mgr
+ffffffff81f37970 T dm_helpers_dp_mst_stop_top_mgr
+ffffffff81f37a10 T dm_helpers_dp_read_dpcd
+ffffffff81f37a90 T dm_helpers_dp_write_dpcd
+ffffffff81f37b10 T dm_helpers_submit_i2c
+ffffffff81f37c30 T dm_helpers_dp_write_dsc_enable
+ffffffff81f381b0 T dm_helpers_is_dp_sink_present
+ffffffff81f38240 T dm_helpers_read_local_edid
+ffffffff81f383e0 T dm_helper_dmub_aux_transfer_sync
+ffffffff81f38400 T dm_helpers_dmub_set_config_sync
+ffffffff81f38420 T dm_set_dcn_clocks
+ffffffff81f38450 T dm_helpers_smu_timeout
+ffffffff81f38480 T dm_helpers_init_panel_settings
+ffffffff81f384f0 T dm_helpers_override_panel_settings
+ffffffff81f38530 T dm_helpers_allocate_gpu_mem
+ffffffff81f38620 T dm_helpers_free_gpu_mem
+ffffffff81f386d0 T dm_helpers_dmub_outbox_interrupt_control
+ffffffff81f38760 T dm_helpers_mst_enable_stream_features
+ffffffff81f38870 T dm_set_phyd32clk
+ffffffff81f388a0 T dm_helpers_enable_periodic_detection
+ffffffff81f388d0 t execute_synaptics_rc_command
+ffffffff81f39000 T amdgpu_dm_irq_register_interrupt
+ffffffff81f391a0 t dm_irq_work_func
+ffffffff81f391c0 T amdgpu_dm_irq_unregister_interrupt
+ffffffff81f393e0 T amdgpu_dm_irq_init
+ffffffff81f394d0 T amdgpu_dm_irq_fini
+ffffffff81f39670 T amdgpu_dm_irq_suspend
+ffffffff81f39780 T amdgpu_dm_irq_resume_early
+ffffffff81f39940 T amdgpu_dm_irq_resume_late
+ffffffff81f39b00 T amdgpu_dm_set_irq_funcs
+ffffffff81f39bc0 T amdgpu_dm_outbox_init
+ffffffff81f39bf0 T amdgpu_dm_hpd_init
+ffffffff81f39cb0 T amdgpu_dm_hpd_fini
+ffffffff81f39d70 t amdgpu_dm_set_crtc_irq_state
+ffffffff81f39df0 t amdgpu_dm_irq_handler
+ffffffff81f39fe0 t amdgpu_dm_set_vline0_irq_state
+ffffffff81f3a060 t amdgpu_dm_set_dmub_outbox_irq_state
+ffffffff81f3a0b0 t amdgpu_dm_set_vupdate_irq_state
+ffffffff81f3a130 t amdgpu_dm_set_dmub_trace_irq_state
+ffffffff81f3a180 t amdgpu_dm_set_pflip_irq_state
+ffffffff81f3a200 t amdgpu_dm_set_hpd_irq_state
+ffffffff81f3b000 T needs_dsc_aux_workaround
+ffffffff81f3b050 T is_synaptics_cascaded_panamera
+ffffffff81f3b0f0 T dm_dp_create_fake_mst_encoders
+ffffffff81f3b1a0 T amdgpu_dm_initialize_dp_connector
+ffffffff81f3b2a0 t kasprintf
+ffffffff81f3b370 t dm_dp_aux_transfer
+ffffffff81f3b4b0 T dm_mst_get_pbn_divider
+ffffffff81f3b510 T compute_mst_dsc_configs_for_state
+ffffffff81f3b7a0 t is_dsc_need_re_compute
+ffffffff81f3b970 t compute_mst_dsc_configs_for_link
+ffffffff81f3c5b0 T pre_validate_dsc
+ffffffff81f3cb70 T dm_dp_mst_is_port_support_mode
+ffffffff81f3cda0 t amdgpu_dm_encoder_destroy
+ffffffff81f3cdb0 t dm_dp_add_mst_connector
+ffffffff81f3cfa0 t amdgpu_dm_mst_connector_late_register
+ffffffff81f3cff0 t amdgpu_dm_mst_connector_early_unregister
+ffffffff81f3d090 t dm_dp_mst_connector_destroy
+ffffffff81f3d110 t dm_dp_mst_get_modes
+ffffffff81f3d540 t dm_dp_mst_detect
+ffffffff81f3d6d0 t dm_mst_atomic_best_encoder
+ffffffff81f3d730 t dm_dp_mst_atomic_check
+ffffffff81f3d760 t set_dsc_configs_from_fairness_vars
+ffffffff81f3e000 T amd_get_format_info
+ffffffff81f3e020 T fill_blending_from_plane_state
+ffffffff81f3e0d0 T fill_plane_buffer_attributes
+ffffffff81f3e640 T dm_plane_helper_check_state
+ffffffff81f3e860 T fill_dc_scaling_info
+ffffffff81f3eac0 T handle_cursor_update
+ffffffff81f3ed40 T amdgpu_dm_plane_init
+ffffffff81f3fac0 t dm_drm_plane_reset
+ffffffff81f3fb50 t dm_drm_plane_duplicate_state
+ffffffff81f3fbe0 t dm_drm_plane_destroy_state
+ffffffff81f3fc20 t dm_plane_format_mod_supported
+ffffffff81f3fd50 t dm_plane_helper_prepare_fb
+ffffffff81f40000 t dm_plane_helper_cleanup_fb
+ffffffff81f400a0 t dm_plane_atomic_check
+ffffffff81f40170 t dm_plane_atomic_async_check
+ffffffff81f401b0 t dm_plane_atomic_async_update
+ffffffff81f40260 t amdgpu_bo_reserve
+ffffffff81f40470 t amdgpu_bo_unreserve
+ffffffff81f41000 T dm_pp_apply_display_requirements
+ffffffff81f411e0 T dm_pp_get_clock_levels_by_type
+ffffffff81f41520 T dm_pp_get_clock_levels_by_type_with_latency
+ffffffff81f416e0 T dm_pp_get_clock_levels_by_type_with_voltage
+ffffffff81f418a0 T dm_pp_notify_wm_clock_changes
+ffffffff81f418f0 T dm_pp_apply_power_level_change_request
+ffffffff81f41920 T dm_pp_apply_clock_for_voltage_request
+ffffffff81f419c0 T dm_pp_get_static_clocks
+ffffffff81f41a80 T dm_pp_get_funcs
+ffffffff81f41b90 t pp_rv_set_wm_ranges
+ffffffff81f41ce0 t pp_rv_set_pme_wa_enable
+ffffffff81f41d00 t pp_rv_set_active_display_count
+ffffffff81f41d20 t pp_rv_set_min_deep_sleep_dcfclk
+ffffffff81f41d40 t pp_rv_set_hard_min_dcefclk_by_freq
+ffffffff81f41d60 t pp_rv_set_hard_min_fclk_by_freq
+ffffffff81f41d80 t pp_nv_set_display_count
+ffffffff81f41de0 t pp_nv_set_hard_min_dcefclk_by_freq
+ffffffff81f41e50 t pp_nv_set_min_deep_sleep_dcfclk
+ffffffff81f41eb0 t pp_nv_set_voltage_by_freq
+ffffffff81f41f40 t pp_nv_set_wm_ranges
+ffffffff81f41f90 t pp_nv_set_hard_min_uclk_by_freq
+ffffffff81f42000 t pp_nv_get_maximum_sustainable_clocks
+ffffffff81f42060 t pp_nv_get_uclk_dpm_states
+ffffffff81f420c0 t pp_nv_set_pstate_handshake_support
+ffffffff81f42110 t pp_rn_set_wm_ranges
+ffffffff81f42160 t pp_rn_get_dpm_clock_table
+ffffffff81f43000 T amdgpu_dm_set_psr_caps
+ffffffff81f43110 T amdgpu_dm_link_setup_psr
+ffffffff81f432a0 T amdgpu_dm_psr_enable
+ffffffff81f433a0 T amdgpu_dm_psr_disable
+ffffffff81f43420 T amdgpu_dm_psr_disable_all
+ffffffff81f44000 T dm_get_elapse_time_in_ns
+ffffffff81f44030 T dm_perf_trace_timestamp
+ffffffff81f45000 T dc_assert_fp_enabled
+ffffffff81f45070 T dc_fpu_begin
+ffffffff81f450c0 T dc_fpu_end
+ffffffff81f46000 T dal_vector_construct
+ffffffff81f460d0 T dal_vector_presized_create
+ffffffff81f46350 T dal_vector_create
+ffffffff81f46470 T dal_vector_destruct
+ffffffff81f464c0 T dal_vector_destroy
+ffffffff81f46540 T dal_vector_get_count
+ffffffff81f46570 T dal_vector_at_index
+ffffffff81f465b0 T dal_vector_remove_at_index
+ffffffff81f46640 T dal_vector_set_at_index
+ffffffff81f466a0 T dal_vector_insert_at
+ffffffff81f467a0 T dal_vector_reserve
+ffffffff81f46850 T dal_vector_append
+ffffffff81f46950 T dal_vector_clone
+ffffffff81f46a00 T dal_vector_capacity
+ffffffff81f46a30 T dal_vector_clear
+ffffffff81f47000 T fixed_point_to_int_frac
+ffffffff81f47200 T convert_float_matrix
+ffffffff81f472c0 T reduce_fraction
+ffffffff81f48000 T is_rgb_cspace
+ffffffff81f48080 T is_lower_pipe_tree_visible
+ffffffff81f480e0 T is_upper_pipe_tree_visible
+ffffffff81f48140 T is_pipe_tree_visible
+ffffffff81f481c0 T build_prescale_params
+ffffffff81f49000 T dc_fixpt_from_fraction
+ffffffff81f491d0 T dc_fixpt_mul
+ffffffff81f49380 T dc_fixpt_sqr
+ffffffff81f494f0 T dc_fixpt_recip
+ffffffff81f49560 T dc_fixpt_sinc
+ffffffff81f49750 T dc_fixpt_sin
+ffffffff81f49780 T dc_fixpt_cos
+ffffffff81f49870 T dc_fixpt_exp
+ffffffff81f49b70 t fixed31_32_exp_from_taylor_series
+ffffffff81f49f50 T dc_fixpt_log
+ffffffff81f4a160 T dc_fixpt_u4d19
+ffffffff81f4a1a0 T dc_fixpt_u3d19
+ffffffff81f4a1e0 T dc_fixpt_u2d19
+ffffffff81f4a220 T dc_fixpt_u0d19
+ffffffff81f4a250 T dc_fixpt_clamp_u0d14
+ffffffff81f4a2a0 T dc_fixpt_clamp_u0d10
+ffffffff81f4a2f0 T dc_fixpt_s4d19
+ffffffff81f4b000 T bios_parser_create
+ffffffff81f4c3b0 t bios_parser_get_connectors_number
+ffffffff81f4c410 t bios_parser_get_connector_id
+ffffffff81f4c4a0 t bios_parser_get_src_obj
+ffffffff81f4c5b0 t bios_parser_get_i2c_info
+ffffffff81f4c7d0 t bios_parser_get_hpd_info
+ffffffff81f4c8b0 t bios_parser_get_device_tag
+ffffffff81f4cab0 t bios_parser_get_spread_spectrum_info
+ffffffff81f4cdb0 t bios_parser_get_ss_entry_number
+ffffffff81f4cfe0 t bios_parser_get_embedded_panel_info
+ffffffff81f4d530 t bios_parser_get_gpio_pin_info
+ffffffff81f4d650 t bios_parser_get_encoder_cap_info
+ffffffff81f4d750 t bios_parser_set_scratch_critical_state
+ffffffff81f4d760 t bios_parser_is_device_id_supported
+ffffffff81f4d820 t bios_parser_encoder_control
+ffffffff81f4d860 t bios_parser_transmitter_control
+ffffffff81f4d8a0 t bios_parser_enable_crtc
+ffffffff81f4d8f0 t bios_parser_adjust_pixel_clock
+ffffffff81f4d930 t bios_parser_set_pixel_clock
+ffffffff81f4d970 t bios_parser_set_dce_clock
+ffffffff81f4d9b0 t bios_parser_enable_spread_spectrum_on_ppll
+ffffffff81f4da00 t bios_parser_program_crtc_timing
+ffffffff81f4da40 t bios_parser_program_display_engine_pll
+ffffffff81f4da80 t bios_parser_enable_disp_power_gating
+ffffffff81f4dac0 t bios_parser_destroy
+ffffffff81f4db80 t bios_get_board_layout_info
+ffffffff81f4de10 t get_bios_object
+ffffffff81f4dfe0 t get_ss_info_from_ss_info_table
+ffffffff81f4e1a0 t get_ss_entry_number_from_ss_info_tbl
+ffffffff81f4f000 T firmware_parser_create
+ffffffff81f50de0 t bios_parser_get_connectors_number
+ffffffff81f50f70 t bios_parser_get_connector_id
+ffffffff81f51000 t bios_parser_get_src_obj
+ffffffff81f512a0 t bios_parser_get_i2c_info
+ffffffff81f51510 t bios_parser_get_hpd_info
+ffffffff81f51680 t bios_parser_get_device_tag
+ffffffff81f51950 t bios_parser_get_spread_spectrum_info
+ffffffff81f51d10 t bios_parser_get_ss_entry_number
+ffffffff81f51d40 t bios_parser_get_embedded_panel_info
+ffffffff81f51f40 t bios_parser_get_gpio_pin_info
+ffffffff81f52060 t bios_parser_get_encoder_cap_info
+ffffffff81f521d0 t bios_parser_is_accelerated_mode
+ffffffff81f521e0 t bios_parser_set_scratch_critical_state
+ffffffff81f521f0 t bios_parser_is_device_id_supported
+ffffffff81f52270 t bios_parser_encoder_control
+ffffffff81f522b0 t bios_parser_transmitter_control
+ffffffff81f522f0 t bios_parser_enable_crtc
+ffffffff81f52340 t bios_parser_set_pixel_clock
+ffffffff81f52380 t bios_parser_set_dce_clock
+ffffffff81f523c0 t bios_parser_program_crtc_timing
+ffffffff81f52400 t bios_parser_enable_disp_power_gating
+ffffffff81f52440 t firmware_parser_destroy
+ffffffff81f52500 t bios_get_board_layout_info
+ffffffff81f529b0 t bios_parser_pack_data_tables
+ffffffff81f529e0 t bios_get_atom_dc_golden_table
+ffffffff81f52b20 t bios_parser_enable_lvtma_control
+ffffffff81f52b70 t bios_parser_get_soc_bb_info
+ffffffff81f52c80 t bios_parser_get_disp_connector_caps_info
+ffffffff81f52de0 t bios_parser_get_lttpr_caps
+ffffffff81f52f30 t bios_parser_get_lttpr_interop
+ffffffff81f53070 t bios_parser_get_connector_speed_cap_info
+ffffffff81f531c0 t get_bios_object
+ffffffff81f53320 t get_bios_object_from_path_v3
+ffffffff81f54000 T object_id_from_bios_object_id
+ffffffff81f55000 T bios_get_image
+ffffffff81f55050 T bios_is_accelerated_mode
+ffffffff81f550b0 T bios_set_scratch_acc_mode_change
+ffffffff81f550f0 T bios_set_scratch_critical_state
+ffffffff81f55130 T bios_get_vga_enabled_displays
+ffffffff81f56000 T dal_bios_parser_create
+ffffffff81f56070 T dal_bios_parser_destroy
+ffffffff81f57000 T dal_bios_parser_init_cmd_tbl
+ffffffff81f57800 t encoder_control_digx_v3
+ffffffff81f57900 t encoder_control_digx_v4
+ffffffff81f57a00 t encoder_control_digx_v5
+ffffffff81f57b50 t encoder_control_dig1_v1
+ffffffff81f57bd0 t encoder_control_dig2_v1
+ffffffff81f57c50 t encoder_control_dig_v1
+ffffffff81f57cb0 t transmitter_control_v2
+ffffffff81f57e50 t transmitter_control_v3
+ffffffff81f58010 t transmitter_control_v4
+ffffffff81f581c0 t transmitter_control_v1_5
+ffffffff81f58340 t transmitter_control_v1_6
+ffffffff81f584b0 t set_pixel_clock_v3
+ffffffff81f58620 t set_pixel_clock_v5
+ffffffff81f587c0 t set_pixel_clock_v6
+ffffffff81f58970 t set_pixel_clock_v7
+ffffffff81f58b40 t enable_spread_spectrum_on_ppll_v1
+ffffffff81f58c60 t enable_spread_spectrum_on_ppll_v2
+ffffffff81f58d90 t enable_spread_spectrum_on_ppll_v3
+ffffffff81f58ea0 t adjust_display_pll_v2
+ffffffff81f58ff0 t adjust_display_pll_v3
+ffffffff81f59160 t dac1_encoder_control_v1
+ffffffff81f591e0 t dac2_encoder_control_v1
+ffffffff81f59260 t dac1_output_control_v1
+ffffffff81f592c0 t dac2_output_control_v1
+ffffffff81f59320 t set_crtc_using_dtd_timing_v3
+ffffffff81f59490 t set_crtc_timing_v1
+ffffffff81f59630 t enable_crtc_v1
+ffffffff81f596d0 t enable_crtc_mem_req_v1
+ffffffff81f59770 t program_clock_v5
+ffffffff81f59870 t program_clock_v6
+ffffffff81f59990 t external_encoder_control_v3
+ffffffff81f59b40 t enable_disp_power_gating_v2_1
+ffffffff81f59c00 t set_dce_clock_v2_1
+ffffffff81f5a000 T dal_firmware_parser_init_cmd_tbl
+ffffffff81f5a3d0 t encoder_control_digx_v1_5
+ffffffff81f5a5b0 t encoder_control_fallback
+ffffffff81f5a610 t transmitter_control_v1_6
+ffffffff81f5a7c0 t transmitter_control_v1_7
+ffffffff81f5a9b0 t transmitter_control_fallback
+ffffffff81f5aa10 t set_pixel_clock_v7
+ffffffff81f5ac70 t set_pixel_clock_fallback
+ffffffff81f5acd0 t set_crtc_using_dtd_timing_v3
+ffffffff81f5ae40 t enable_crtc_v1
+ffffffff81f5aee0 t external_encoder_control_v3
+ffffffff81f5af10 t enable_disp_power_gating_v2_1
+ffffffff81f5b070 t enable_disp_power_gating_fallback
+ffffffff81f5b0d0 t set_dce_clock_v2_1
+ffffffff81f5b1f0 t get_smu_clock_info_v3_1
+ffffffff81f5b260 t enable_lvtma_control
+ffffffff81f5c000 T dal_bios_parser_init_cmd_tbl_helper
+ffffffff81f5c0a0 T dal_cmd_table_helper_controller_id_to_atom
+ffffffff81f5c1c0 T dal_cmd_table_helper_transmitter_bp_to_atom
+ffffffff81f5c240 T dal_cmd_table_helper_encoder_mode_bp_to_atom
+ffffffff81f5c2d0 T dal_cmd_table_helper_assign_control_parameter
+ffffffff81f5c390 T dal_cmd_table_helper_clock_source_id_to_ref_clk_src
+ffffffff81f5c470 T dal_cmd_table_helper_encoder_id_to_atom
+ffffffff81f5d000 T dal_bios_parser_init_cmd_tbl_helper2
+ffffffff81f5d0b0 T dal_cmd_table_helper_controller_id_to_atom2
+ffffffff81f5d1c0 T dal_cmd_table_helper_transmitter_bp_to_atom2
+ffffffff81f5d240 T dal_cmd_table_helper_encoder_mode_bp_to_atom2
+ffffffff81f5d2d0 T dal_cmd_table_helper_clock_source_id_to_ref_clk_src2
+ffffffff81f5d3b0 T dal_cmd_table_helper_encoder_id_to_atom2
+ffffffff81f5e000 T dal_cmd_tbl_helper_dce110_get_table
 ffffffff81f5e030 t encoder_action_to_atom
 ffffffff81f5e0b0 t engine_bp_to_atom
 ffffffff81f5e100 t clock_source_id_to_atom
-ffffffff81f5e1d0 t clock_source_id_to_atom_phy_clk_src_id
-ffffffff81f5e220 t signal_type_to_atom_dig_mode
-ffffffff81f5e280 t hpd_sel_to_atom
-ffffffff81f5e2c0 t dig_encoder_sel_to_atom
-ffffffff81f5e2f0 t phy_id_to_atom
-ffffffff81f5e330 t disp_power_gating_action_to_atom
-ffffffff81f5e3a0 t dc_clock_type_to_atom
-ffffffff81f5e420 t transmitter_color_depth_to_atom
-ffffffff81f5f000 T dal_cmd_tbl_helper_dce112_get_table
+ffffffff81f5e1a0 t clock_source_id_to_atom_phy_clk_src_id
+ffffffff81f5e1f0 t signal_type_to_atom_dig_mode
+ffffffff81f5e250 t hpd_sel_to_atom
+ffffffff81f5e290 t dig_encoder_sel_to_atom
+ffffffff81f5e2c0 t phy_id_to_atom
+ffffffff81f5e300 t disp_power_gating_action_to_atom
+ffffffff81f5f000 T dal_cmd_tbl_helper_dce112_get_table2
 ffffffff81f5f030 t encoder_action_to_atom
 ffffffff81f5f0b0 t engine_bp_to_atom
 ffffffff81f5f100 t clock_source_id_to_atom
@@ -29395,7 +29387,7 @@ ffffffff81f5f2f0 t phy_id_to_atom
 ffffffff81f5f330 t disp_power_gating_action_to_atom
 ffffffff81f5f3a0 t dc_clock_type_to_atom
 ffffffff81f5f420 t transmitter_color_depth_to_atom
-ffffffff81f60000 T dal_cmd_tbl_helper_dce80_get_table
+ffffffff81f60000 T dal_cmd_tbl_helper_dce112_get_table
 ffffffff81f60030 t encoder_action_to_atom
 ffffffff81f600b0 t engine_bp_to_atom
 ffffffff81f60100 t clock_source_id_to_atom
@@ -29403,19629 +29395,19649 @@ ffffffff81f601d0 t clock_source_id_to_atom_phy_clk_src
 ffffffff81f60220 t signal_type_to_atom_dig_mode
 ffffffff81f60280 t hpd_sel_to_atom
 ffffffff81f602c0 t dig_encoder_sel_to_atom
-ffffffff81f60310 t phy_id_to_atom
-ffffffff81f60350 t disp_power_gating_action_to_atom
-ffffffff81f61000 T clk_mgr_helper_get_active_display_cnt
-ffffffff81f610e0 T clk_mgr_helper_get_active_plane_cnt
-ffffffff81f61190 T clk_mgr_exit_optimized_pwr_state
-ffffffff81f61290 T clk_mgr_optimize_pwr_state
-ffffffff81f613a0 T dc_clk_mgr_create
-ffffffff81f61a80 T dc_destroy_clk_mgr
-ffffffff81f62000 T dentist_get_divider_from_did
-ffffffff81f62070 T dce_adjust_dp_ref_freq_for_ss
-ffffffff81f62180 T dce_get_dp_ref_freq_khz
-ffffffff81f622b0 T dce12_get_dp_ref_freq_khz
-ffffffff81f622d0 T dce_get_max_pixel_clock_for_all_paths
-ffffffff81f624e0 T dce_get_required_clocks_state
-ffffffff81f62590 T dce_set_clock
-ffffffff81f626f0 T dce_clock_read_ss_info
-ffffffff81f62830 T dce_clk_mgr_construct
-ffffffff81f62a20 t dce_update_clocks
-ffffffff81f63000 T dce110_get_min_vblank_time_us
-ffffffff81f63080 T dce110_fill_display_configs
-ffffffff81f632e0 T dce11_pplib_apply_display_requirements
-ffffffff81f635d0 T dce110_clk_mgr_construct
-ffffffff81f63680 t dce11_update_clocks
-ffffffff81f64000 T dce112_set_clock
-ffffffff81f641a0 T dce112_set_dispclk
-ffffffff81f642d0 T dce112_set_dprefclk
-ffffffff81f64340 T dce112_clk_mgr_construct
-ffffffff81f643f0 t dce112_update_clocks
-ffffffff81f65000 T dce120_clk_mgr_construct
-ffffffff81f65090 T dce121_clk_mgr_construct
-ffffffff81f651c0 t dce12_update_clocks
-ffffffff81f66000 T rv1_clk_mgr_construct
-ffffffff81f660c0 t rv1_update_clocks
-ffffffff81f665b0 t rv1_init_clocks
-ffffffff81f66640 t rv1_enable_pme_wa
-ffffffff81f67000 T rv1_vbios_smu_set_dispclk
-ffffffff81f670f0 t rv1_vbios_smu_send_msg_with_param
-ffffffff81f67200 T rv1_vbios_smu_set_dprefclk
-ffffffff81f68000 T rv2_clk_mgr_construct
-ffffffff81f69000 T dentist_get_did_from_divider
-ffffffff81f69090 T dcn20_update_clocks_update_dpp_dto
-ffffffff81f69160 T dcn20_update_clocks_update_dentist
-ffffffff81f69680 T dcn2_update_clocks
-ffffffff81f69bf0 T dcn2_read_clocks_from_hw_dentist
-ffffffff81f69cc0 T dcn2_update_clocks_fpga
-ffffffff81f69e40 T dcn2_init_clocks
-ffffffff81f69ee0 T dcn2_get_clock
-ffffffff81f69f50 T dcn20_clk_mgr_construct
-ffffffff81f6a0a0 t dcn2_enable_pme_wa
-ffffffff81f6a0f0 t dcn2_are_clock_states_equal
-ffffffff81f6a160 t dcn2_notify_link_rate_change
-ffffffff81f6b000 t dcn201_update_clocks
-ffffffff81f6b240 t dcn201_init_clocks
-ffffffff81f6b2e0 T dcn201_clk_mgr_construct
-ffffffff81f6c000 T rn_clk_mgr_construct
-ffffffff81f6c8e0 t rn_update_clocks
-ffffffff81f6ce80 t rn_set_low_power_state
-ffffffff81f6d050 t rn_init_clocks
-ffffffff81f6d0f0 t rn_enable_pme_wa
-ffffffff81f6d100 t rn_are_clock_states_equal
-ffffffff81f6d150 t rn_notify_wm_ranges
-ffffffff81f6d4e0 t rn_notify_link_rate_change
-ffffffff81f6e000 T rn_vbios_smu_get_smu_version
-ffffffff81f6e020 t rn_vbios_smu_send_msg_with_param
-ffffffff81f6e1b0 T rn_vbios_smu_set_dispclk
-ffffffff81f6e2f0 T rn_vbios_smu_set_dprefclk
-ffffffff81f6e360 T rn_vbios_smu_set_hard_min_dcfclk
-ffffffff81f6e3e0 T rn_vbios_smu_set_min_deep_sleep_dcfclk
-ffffffff81f6e460 T rn_vbios_smu_set_phyclk
-ffffffff81f6e4a0 T rn_vbios_smu_set_dppclk
-ffffffff81f6e560 T rn_vbios_smu_set_dcn_low_power_state
-ffffffff81f6e580 T rn_vbios_smu_enable_48mhz_tmdp_refclk_pwrdwn
-ffffffff81f6e5a0 T rn_vbios_smu_enable_pme_wa
-ffffffff81f6e5c0 T rn_vbios_smu_is_periodic_retraining_disabled
-ffffffff81f6f000 T dcn3_init_clocks
-ffffffff81f6f3d0 t dcn3_init_clocks_fpga
-ffffffff81f6f3e0 T dcn3_clk_mgr_construct
-ffffffff81f6f540 T dcn3_clk_mgr_destroy
-ffffffff81f6f5b0 t dcn3_update_clocks
-ffffffff81f6fa10 t dcn3_enable_pme_wa
-ffffffff81f6fa50 t dcn3_are_clock_states_equal
-ffffffff81f6fab0 t dcn3_notify_wm_ranges
-ffffffff81f6fd40 t dcn30_notify_link_rate_change
-ffffffff81f6fe60 t dcn3_set_hard_min_memclk
-ffffffff81f6ff00 t dcn3_set_hard_max_memclk
-ffffffff81f6ff60 t dcn3_set_max_memclk
-ffffffff81f6ffa0 t dcn3_set_min_memclk
-ffffffff81f6ffe0 t dcn3_get_memclk_states_from_smu
-ffffffff81f70120 t dcn3_is_smu_present
-ffffffff81f71000 T dcn30_smu_test_message
-ffffffff81f71070 t dcn30_smu_send_msg_with_param
-ffffffff81f711d0 T dcn30_smu_get_smu_version
-ffffffff81f711f0 T dcn30_smu_check_driver_if_version
-ffffffff81f71240 T dcn30_smu_check_msg_header_version
-ffffffff81f71290 T dcn30_smu_set_dram_addr_high
-ffffffff81f712b0 T dcn30_smu_set_dram_addr_low
-ffffffff81f712d0 T dcn30_smu_transfer_wm_table_smu_2_dram
-ffffffff81f712f0 T dcn30_smu_transfer_wm_table_dram_2_smu
-ffffffff81f71310 T dcn30_smu_set_hard_min_by_freq
-ffffffff81f71360 T dcn30_smu_set_hard_max_by_freq
-ffffffff81f713b0 T dcn30_smu_get_dpm_freq_by_index
-ffffffff81f71400 T dcn30_smu_get_dc_mode_max_dpm_freq
-ffffffff81f71450 T dcn30_smu_set_min_deep_sleep_dcef_clk
-ffffffff81f71470 T dcn30_smu_set_num_of_displays
-ffffffff81f71490 T dcn30_smu_set_display_refresh_from_mall
-ffffffff81f714c0 T dcn30_smu_set_external_client_df_cstate_allow
-ffffffff81f714e0 T dcn30_smu_set_pme_workaround
-ffffffff81f72000 T dcn301_smu_get_smu_version
-ffffffff81f72070 t dcn301_smu_send_msg_with_param
-ffffffff81f721f0 T dcn301_smu_set_dispclk
-ffffffff81f72290 T dcn301_smu_set_dprefclk
-ffffffff81f72340 T dcn301_smu_set_hard_min_dcfclk
-ffffffff81f723e0 T dcn301_smu_set_min_deep_sleep_dcfclk
-ffffffff81f72480 T dcn301_smu_set_dppclk
-ffffffff81f72520 T dcn301_smu_set_display_idle_optimization
-ffffffff81f72570 T dcn301_smu_enable_phy_refclk_pwrdwn
-ffffffff81f725c0 T dcn301_smu_enable_pme_wa
-ffffffff81f725e0 T dcn301_smu_set_dram_addr_high
-ffffffff81f72630 T dcn301_smu_set_dram_addr_low
-ffffffff81f72680 T dcn301_smu_transfer_dpm_table_smu_2_dram
-ffffffff81f726a0 T dcn301_smu_transfer_wm_table_dram_2_smu
-ffffffff81f73000 T vg_clk_mgr_construct
-ffffffff81f737f0 T vg_clk_mgr_destroy
-ffffffff81f73840 t vg_update_clocks
-ffffffff81f73bd0 t vg_init_clocks
-ffffffff81f73c70 t vg_enable_pme_wa
-ffffffff81f73c80 t vg_are_clock_states_equal
-ffffffff81f73cd0 t vg_notify_wm_ranges
-ffffffff81f75000 T dcn31_update_clocks
-ffffffff81f75620 T dcn31_init_clocks
-ffffffff81f756d0 T dcn31_are_clock_states_equal
-ffffffff81f75730 T dcn31_get_dtb_ref_freq_khz
-ffffffff81f75760 T dcn31_clk_mgr_construct
-ffffffff81f75dd0 T dcn31_clk_mgr_destroy
-ffffffff81f75e20 t dcn31_set_low_power_state
-ffffffff81f76000 t dcn31_enable_pme_wa
-ffffffff81f76010 t dcn31_notify_wm_ranges
-ffffffff81f763b0 t find_clk_for_voltage
-ffffffff81f77000 T dcn31_smu_get_smu_version
-ffffffff81f77020 t dcn31_smu_send_msg_with_param
-ffffffff81f77220 T dcn31_smu_set_dispclk
-ffffffff81f77290 T dcn31_smu_set_dprefclk
-ffffffff81f77300 T dcn31_smu_set_hard_min_dcfclk
-ffffffff81f77380 T dcn31_smu_set_min_deep_sleep_dcfclk
-ffffffff81f77400 T dcn31_smu_set_dppclk
-ffffffff81f77470 T dcn31_smu_set_display_idle_optimization
-ffffffff81f774c0 T dcn31_smu_enable_phy_refclk_pwrdwn
-ffffffff81f77510 T dcn31_smu_enable_pme_wa
-ffffffff81f77550 T dcn31_smu_set_dram_addr_high
-ffffffff81f77590 T dcn31_smu_set_dram_addr_low
-ffffffff81f775d0 T dcn31_smu_transfer_dpm_table_smu_2_dram
-ffffffff81f77610 T dcn31_smu_transfer_wm_table_dram_2_smu
-ffffffff81f77650 T dcn31_smu_set_zstate_support
-ffffffff81f776c0 T dcn31_smu_set_dtbclk
-ffffffff81f78000 T dcn314_update_clocks
-ffffffff81f786d0 T dcn314_are_clock_states_equal
-ffffffff81f78730 T dcn314_clk_mgr_construct
-ffffffff81f79440 T dcn314_clk_mgr_destroy
-ffffffff81f79490 t dcn314_enable_pme_wa
-ffffffff81f794a0 t dcn314_notify_wm_ranges
-ffffffff81f7a000 T dcn314_smu_get_smu_version
-ffffffff81f7a020 t dcn314_smu_send_msg_with_param
-ffffffff81f7a240 T dcn314_smu_set_dispclk
-ffffffff81f7a2b0 T dcn314_smu_set_dprefclk
-ffffffff81f7a320 T dcn314_smu_set_hard_min_dcfclk
-ffffffff81f7a3a0 T dcn314_smu_set_min_deep_sleep_dcfclk
-ffffffff81f7a420 T dcn314_smu_set_dppclk
-ffffffff81f7a490 T dcn314_smu_set_display_idle_optimization
-ffffffff81f7a4e0 T dcn314_smu_enable_phy_refclk_pwrdwn
-ffffffff81f7a530 T dcn314_smu_enable_pme_wa
-ffffffff81f7a570 T dcn314_smu_set_dram_addr_high
-ffffffff81f7a5b0 T dcn314_smu_set_dram_addr_low
-ffffffff81f7a5f0 T dcn314_smu_transfer_dpm_table_smu_2_dram
-ffffffff81f7a630 T dcn314_smu_transfer_wm_table_dram_2_smu
-ffffffff81f7a670 T dcn314_smu_set_zstate_support
-ffffffff81f7a6c0 T dcn314_smu_set_dtbclk
-ffffffff81f7b000 T dcn315_clk_mgr_construct
-ffffffff81f7b9c0 T dcn315_clk_mgr_destroy
-ffffffff81f7ba10 t dcn315_update_clocks
-ffffffff81f7c000 t dcn315_enable_pme_wa
-ffffffff81f7c010 t dcn315_notify_wm_ranges
-ffffffff81f7d000 T dcn315_smu_get_smu_version
-ffffffff81f7d020 t dcn315_smu_send_msg_with_param
-ffffffff81f7d1b0 T dcn315_smu_set_dispclk
-ffffffff81f7d220 T dcn315_smu_set_hard_min_dcfclk
-ffffffff81f7d2a0 T dcn315_smu_set_min_deep_sleep_dcfclk
-ffffffff81f7d320 T dcn315_smu_set_dppclk
-ffffffff81f7d390 T dcn315_smu_set_display_idle_optimization
-ffffffff81f7d3e0 T dcn315_smu_enable_phy_refclk_pwrdwn
-ffffffff81f7d430 T dcn315_smu_enable_pme_wa
-ffffffff81f7d470 T dcn315_smu_set_dram_addr_high
-ffffffff81f7d4b0 T dcn315_smu_set_dram_addr_low
-ffffffff81f7d4f0 T dcn315_smu_transfer_dpm_table_smu_2_dram
-ffffffff81f7d530 T dcn315_smu_transfer_wm_table_dram_2_smu
-ffffffff81f7d570 T dcn315_smu_get_dpref_clk
-ffffffff81f7d5d0 T dcn315_smu_get_dtbclk
-ffffffff81f7d630 T dcn315_smu_set_dtbclk
-ffffffff81f7e000 T dcn316_clk_mgr_construct
-ffffffff81f7e6a0 T dcn316_clk_mgr_destroy
-ffffffff81f7e6f0 t dcn316_update_clocks
-ffffffff81f7ed20 t dcn316_enable_pme_wa
-ffffffff81f7ed30 t dcn316_notify_wm_ranges
-ffffffff81f7f0c0 t find_clk_for_voltage
-ffffffff81f80000 T dcn316_smu_get_smu_version
-ffffffff81f80020 t dcn316_smu_send_msg_with_param
-ffffffff81f801b0 T dcn316_smu_set_dispclk
-ffffffff81f80220 T dcn316_smu_set_hard_min_dcfclk
-ffffffff81f802a0 T dcn316_smu_set_min_deep_sleep_dcfclk
-ffffffff81f80320 T dcn316_smu_set_dppclk
-ffffffff81f80390 T dcn316_smu_set_display_idle_optimization
-ffffffff81f803e0 T dcn316_smu_enable_phy_refclk_pwrdwn
-ffffffff81f80430 T dcn316_smu_set_dram_addr_high
-ffffffff81f80470 T dcn316_smu_set_dram_addr_low
-ffffffff81f804b0 T dcn316_smu_transfer_dpm_table_smu_2_dram
-ffffffff81f804f0 T dcn316_smu_transfer_wm_table_dram_2_smu
-ffffffff81f80530 T dcn316_smu_enable_pme_wa
-ffffffff81f80570 T dcn316_smu_set_dtbclk
-ffffffff81f805b0 T dcn316_smu_get_dpref_clk
-ffffffff81f80610 T dcn316_smu_get_smu_fclk
-ffffffff81f81000 T dcn32_init_clocks
-ffffffff81f814e0 T dcn32_clk_mgr_construct
-ffffffff81f81770 T dcn32_clk_mgr_destroy
-ffffffff81f817e0 t dcn32_update_clocks
-ffffffff81f81f30 t dcn32_dump_clk_registers
-ffffffff81f82150 t dcn32_enable_pme_wa
-ffffffff81f82190 t dcn32_are_clock_states_equal
-ffffffff81f82200 t dcn32_notify_wm_ranges
-ffffffff81f82380 t dcn32_set_hard_min_memclk
-ffffffff81f82420 t dcn32_set_hard_max_memclk
-ffffffff81f82480 t dcn32_get_memclk_states_from_smu
-ffffffff81f82670 t dcn32_is_smu_present
-ffffffff81f83000 T dcn32_smu_send_fclk_pstate_message
-ffffffff81f83020 t dcn32_smu_send_msg_with_param
-ffffffff81f83160 T dcn32_smu_send_cab_for_uclk_message
-ffffffff81f83190 T dcn32_smu_transfer_wm_table_dram_2_smu
-ffffffff81f831b0 T dcn32_smu_set_pme_workaround
-ffffffff81f831d0 T dcn32_smu_set_hard_min_by_freq
-ffffffff81f84000 T dc_stream_adjust_vmin_vmax
-ffffffff81f84180 T dc_stream_get_last_used_drr_vtotal
-ffffffff81f842e0 T dc_stream_get_crtc_position
-ffffffff81f84510 T dc_stream_configure_crc
-ffffffff81f84760 T dc_stream_get_crc
-ffffffff81f84840 T dc_stream_set_dyn_expansion
-ffffffff81f84ab0 T dc_stream_set_dither_option
-ffffffff81f84c20 T dc_stream_set_gamut_remap
-ffffffff81f84da0 T dc_stream_program_csc_matrix
-ffffffff81f84fc0 T dc_stream_set_static_screen_params
-ffffffff81f85150 T dc_create
-ffffffff81f85af0 t dc_construct_ctx
-ffffffff81f85c50 t dc_destruct
-ffffffff81f85f20 T dc_hardware_init
-ffffffff81f86030 T dc_init_callbacks
-ffffffff81f86060 T dc_deinit_callbacks
-ffffffff81f86090 T dc_destroy
-ffffffff81f860e0 T dc_validate_boot_timing
-ffffffff81f86470 T dc_enable_stereo
-ffffffff81f86570 T dc_trigger_sync
-ffffffff81f86b90 T dc_z10_restore
-ffffffff81f86bd0 T dc_z10_save_init
-ffffffff81f86c10 T dc_commit_state
-ffffffff81f86d40 t dc_commit_state_no_check
-ffffffff81f881c0 T dc_acquire_release_mpc_3dlut
-ffffffff81f882b0 T dc_post_update_surfaces_to_stream
-ffffffff81f886c0 T dc_create_state
-ffffffff81f88750 T dc_copy_state
-ffffffff81f88940 T dc_retain_state
-ffffffff81f88970 T dc_release_state
-ffffffff81f889e0 T dc_set_generic_gpio_for_stereo
-ffffffff81f88af0 T dc_check_update_surfaces_for_stream
-ffffffff81f89760 T dc_dmub_update_dirty_rect
-ffffffff81f899f0 T dc_update_planes_and_stream
-ffffffff81f8a140 t commit_minimal_transition_state
-ffffffff81f8a4d0 t commit_planes_for_stream
-ffffffff81f8bbc0 T dc_commit_updates_for_stream
-ffffffff81f8bfc0 t copy_surface_update_to_plane
-ffffffff81f8c3c0 t copy_stream_update_to_stream
-ffffffff81f8c9f0 T dc_get_current_stream_count
-ffffffff81f8ca30 T dc_get_stream_at_index
-ffffffff81f8ca80 T dc_interrupt_to_irq_source
-ffffffff81f8caa0 T dc_interrupt_set
-ffffffff81f8caf0 T dc_interrupt_ack
-ffffffff81f8cb10 T dc_power_down_on_boot
-ffffffff81f8cb60 T dc_set_power_state
-ffffffff81f8cd50 T dc_resume
-ffffffff81f8cdc0 T dc_is_dmcu_initialized
-ffffffff81f8ce10 T dc_is_oem_i2c_device_present
-ffffffff81f8ce60 T dc_submit_i2c
-ffffffff81f8ce90 T dc_submit_i2c_oem
-ffffffff81f8cee0 T dc_link_add_remote_sink
-ffffffff81f8d070 T dc_link_remove_remote_sink
-ffffffff81f8d160 T get_clock_requirements_for_state
-ffffffff81f8d1e0 T dc_set_clock
-ffffffff81f8d220 T dc_get_clock
-ffffffff81f8d260 T dc_set_psr_allow_active
-ffffffff81f8d360 T dc_allow_idle_optimizations
-ffffffff81f8d400 T dc_unlock_memory_clock_frequency
-ffffffff81f8d470 T dc_lock_memory_clock_frequency
-ffffffff81f8d500 T dc_enable_dcmode_clk_limit
-ffffffff81f8d610 t blank_and_force_memclk
-ffffffff81f8d7f0 T dc_is_plane_eligible_for_idle_optimizations
-ffffffff81f8d840 T dc_hardware_release
-ffffffff81f8d890 T dc_mclk_switch_using_fw_based_vblank_stretch_shut_down
-ffffffff81f8d8d0 T dc_is_dmub_outbox_supported
-ffffffff81f8d930 T dc_enable_dmub_notifications
-ffffffff81f8d990 T dc_enable_dmub_outbox
-ffffffff81f8d9d0 T dc_process_dmub_aux_transfer_async
-ffffffff81f8db70 T get_link_index_from_dpia_port_index
-ffffffff81f8dc20 T dc_process_dmub_set_config_async
-ffffffff81f8dd10 T dc_process_dmub_set_mst_slots
-ffffffff81f8de00 T dc_process_dmub_dpia_hpd_int_enable
-ffffffff81f8ded0 T dc_disable_accelerated_mode
-ffffffff81f8def0 T dc_notify_vsync_int_state
-ffffffff81f8e120 T dc_extended_blank_supported
-ffffffff81f8f000 T pre_surface_trace
-ffffffff81f8f030 T update_surface_trace
-ffffffff81f8f060 T post_surface_trace
-ffffffff81f8f090 T context_timing_trace
-ffffffff81f8f240 T context_clock_trace
-ffffffff81f8f270 T dc_status_to_str
-ffffffff81f90000 T find_color_matrix
-ffffffff81f900b0 T color_space_to_black_color
-ffffffff81f90140 T hwss_wait_for_blank_complete
-ffffffff81f901f0 T get_mpctree_visual_confirm_color
-ffffffff81f90250 T get_surface_visual_confirm_color
-ffffffff81f90300 T get_hdr_visual_confirm_color
-ffffffff81f903b0 T get_subvp_visual_confirm_color
-ffffffff81f904a0 T get_surface_tile_visual_confirm_color
-ffffffff81f91000 T get_hpd_gpio
-ffffffff81f910e0 T dc_link_wait_for_t12
-ffffffff81f91140 T dc_link_detect_sink
-ffffffff81f912f0 T dc_link_is_dp_sink_present
-ffffffff81f91570 T reset_cur_dp_mst_topology
-ffffffff81f915d0 T dc_link_detect
-ffffffff81f92940 T dc_link_get_hpd_state
-ffffffff81f929b0 T link_create
-ffffffff81f93ad0 T link_destroy
-ffffffff81f93c30 T dc_link_blank_all_dp_displays
-ffffffff81f93d00 T dc_link_blank_dp_stream
-ffffffff81f93e10 T dc_link_blank_all_edp_displays
-ffffffff81f93ed0 T dc_power_alpm_dpcd_enable
-ffffffff81f93f40 T dc_link_validate_mode_timing
-ffffffff81f94460 T dc_link_get_backlight_level
-ffffffff81f945d0 T dc_link_get_target_backlight_pwm
-ffffffff81f946e0 T dc_link_set_backlight_level
-ffffffff81f94850 T dc_link_set_psr_allow_active
-ffffffff81f94ad0 T dc_link_get_psr_state
-ffffffff81f94c00 T dc_link_setup_psr
-ffffffff81f95060 T dc_link_get_psr_residency
-ffffffff81f95160 T dc_link_set_sink_vtotal_in_psr_active
-ffffffff81f951e0 T dc_link_get_status
-ffffffff81f95210 T core_link_resume
-ffffffff81f95250 t program_hpd_filter
-ffffffff81f953e0 T dc_link_allocate_mst_payload
-ffffffff81f958c0 t update_mst_stream_alloc_table
-ffffffff81f95b40 t dc_log_vcp_x_y
-ffffffff81f95cd0 T dc_link_reduce_mst_payload
-ffffffff81f96150 T dc_link_increase_mst_payload
-ffffffff81f965d0 T core_link_enable_stream
-ffffffff81f972b0 t disable_link
-ffffffff81f973d0 t dc_link_update_sst_payload
-ffffffff81f97610 T core_link_set_avmute
-ffffffff81f97660 T core_link_disable_stream
-ffffffff81f97cd0 t get_ext_hdmi_settings
-ffffffff81f97f10 t write_i2c_retimer_setting
-ffffffff81f985c0 t write_i2c_default_retimer_setting
-ffffffff81f98c60 t write_i2c_redriver_setting
-ffffffff81f98da0 T dc_link_enable_hpd_filter
-ffffffff81f98f10 T dc_link_set_drive_settings
-ffffffff81f98fe0 T dc_link_get_cur_link_res
-ffffffff81f99130 T dc_link_set_preferred_link_settings
-ffffffff81f99280 T dc_link_set_preferred_training_settings
-ffffffff81f993c0 T dc_link_enable_hpd
-ffffffff81f993d0 T dc_link_disable_hpd
-ffffffff81f993e0 T dc_link_set_test_pattern
-ffffffff81f99420 T dc_link_bandwidth_kbps
-ffffffff81f994c0 T dc_link_should_enable_fec
-ffffffff81f995e0 T dc_link_get_link_cap
-ffffffff81f99630 T dc_link_overwrite_extended_receiver_cap
-ffffffff81f99640 T dc_link_is_fec_supported
-ffffffff81f99700 T dc_bandwidth_in_kbps_from_timing
-ffffffff81f99860 T dc_get_cur_link_res_map
-ffffffff81f99940 T dc_restore_link_res_map
-ffffffff81f99a70 t read_current_link_settings_on_detect
-ffffffff81f99c80 t enable_link_dp
-ffffffff81f9a000 T dal_ddc_i2c_payloads_add
-ffffffff81f9a0c0 T dal_ddc_service_create
-ffffffff81f9a230 T dal_ddc_service_destroy
-ffffffff81f9a2c0 T dal_ddc_service_get_type
-ffffffff81f9a2f0 T dal_ddc_service_set_transaction_type
-ffffffff81f9a320 T dal_ddc_service_is_in_aux_transaction_mode
-ffffffff81f9a360 T ddc_service_set_dongle_type
-ffffffff81f9a390 T get_defer_delay
-ffffffff81f9a4c0 T dal_ddc_service_i2c_query_dp_dual_mode_adaptor
-ffffffff81f9a8d0 T dal_ddc_service_query_ddc_data
-ffffffff81f9ac90 T dal_ddc_submit_aux_command
-ffffffff81f9ad80 T dc_link_aux_transfer_with_retries
-ffffffff81f9ad90 T dc_link_aux_transfer_raw
-ffffffff81f9adc0 T dc_link_aux_try_to_configure_timeout
-ffffffff81f9aea0 T dal_ddc_service_set_ddc_pin
-ffffffff81f9aed0 T dal_ddc_service_get_ddc_pin
-ffffffff81f9af00 T dal_ddc_service_write_scdc_data
-ffffffff81f9aff0 T dal_ddc_service_read_scdc_data
-ffffffff81f9c000 T dp_wait_for_training_aux_rd_interval
-ffffffff81f9c080 T dc_dp_training_pattern_to_dpcd_training_pattern
-ffffffff81f9c100 T dpcd_set_link_settings
-ffffffff81f9c280 T dc_dp_initialize_scrambling_data_symbols
-ffffffff81f9c320 T dp_is_cr_done
-ffffffff81f9c380 T dp_is_ch_eq_done
-ffffffff81f9c440 T dp_is_symbol_locked
-ffffffff81f9c500 T dp_is_interlane_aligned
-ffffffff81f9c530 T dp_hw_to_dpcd_lane_settings
-ffffffff81f9c5f0 T dp_get_link_encoding_format
-ffffffff81f9c640 T dp_decide_lane_settings
-ffffffff81f9ca80 T dp_get_lane_status_and_lane_adjust
-ffffffff81f9cbc0 T dpcd_set_lane_settings
-ffffffff81f9cc00 T dp_is_max_vs_reached
-ffffffff81f9cc90 T dp_translate_training_aux_read_interval
-ffffffff81f9ccd0 T dp_get_cr_failure
-ffffffff81f9cd40 T dp_check_link_loss_status
-ffffffff81f9cde0 T dp_decide_training_settings
-ffffffff81f9d140 t decide_8b_10b_training_settings
-ffffffff81f9d450 T dp_convert_to_count
-ffffffff81f9d4e0 T dc_link_dp_set_drive_settings
-ffffffff81f9d690 T dp_set_hw_lane_settings
-ffffffff81f9d840 T dc_link_dp_perform_link_training_skip_aux
-ffffffff81f9dc80 t override_training_settings
-ffffffff81f9df30 T dp_set_hw_training_pattern
-ffffffff81f9df90 T dp_set_hw_test_pattern
-ffffffff81f9e0b0 t print_status_message
-ffffffff81f9e220 T dpcd_configure_lttpr_mode
-ffffffff81f9e400 T dpcd_configure_channel_coding
-ffffffff81f9e470 T dc_link_dp_perform_link_training
-ffffffff81fa07e0 T dp_set_fec_ready
-ffffffff81fa0960 t dp_perform_8b_10b_link_training
-ffffffff81fa0c40 T perform_link_training_with_retries
-ffffffff81fa1290 T dp_get_panel_mode
-ffffffff81fa1350 T dp_enable_link_phy
-ffffffff81fa13e0 T dp_set_panel_mode
-ffffffff81fa14f0 T dp_disable_link_phy
-ffffffff81fa15c0 t decide_fallback_link_setting
-ffffffff81fa1920 T dc_link_dp_sync_lt_begin
-ffffffff81fa1a00 T dc_link_dp_sync_lt_attempt
-ffffffff81fa1f30 t perform_clock_recovery_sequence
-ffffffff81fa24f0 t perform_channel_equalization_sequence
-ffffffff81fa2b70 T dc_link_dp_sync_lt_end
-ffffffff81fa2c60 T dc_link_dp_get_max_link_enc_cap
-ffffffff81fa2d50 T dp_get_max_link_cap
-ffffffff81fa2f40 T dp_is_lttpr_present
-ffffffff81fa2fb0 T hpd_rx_irq_check_link_loss_status
-ffffffff81fa30b0 T dp_verify_link_cap_with_retries
-ffffffff81fa37c0 T dp_validate_mode_timing
-ffffffff81fa3880 T decide_edp_link_settings
-ffffffff81fa39c0 T decide_link_settings
-ffffffff81fa3e00 t decide_edp_link_settings_with_dsc
-ffffffff81fa41a0 T dc_link_dp_allow_hpd_rx_irq
-ffffffff81fa41e0 T is_dp_branch_device
-ffffffff81fa4210 T dc_link_dp_handle_automated_test
-ffffffff81fa4dd0 T dc_link_dp_handle_link_loss
-ffffffff81fa5230 T dc_link_handle_hpd_rx_irq
-ffffffff81fa55d0 T is_mst_supported
-ffffffff81fa5680 T is_dp_active_dongle
-ffffffff81fa56c0 T dc_link_bw_kbps_from_raw_frl_link_rate_data
-ffffffff81fa5700 T dp_retrieve_lttpr_cap
-ffffffff81fa58f0 T dp_decide_lttpr_mode
-ffffffff81fa5a10 T dp_decide_8b_10b_lttpr_mode
-ffffffff81fa5b20 T dp_decide_128b_132b_lttpr_mode
-ffffffff81fa5bd0 T dp_get_lttpr_mode_override
-ffffffff81fa5ca0 T dp_overwrite_extended_receiver_cap
-ffffffff81fa5db0 t get_active_converter_info
-ffffffff81fa6220 T detect_dp_sink_caps
-ffffffff81fa6230 t retrieve_link_cap
-ffffffff81fa73d0 T detect_edp_sink_caps
-ffffffff81fa7690 T dc_link_set_default_brightness_aux
-ffffffff81fa7790 T dc_link_dp_enable_hpd
-ffffffff81fa77e0 T dc_link_dp_disable_hpd
-ffffffff81fa7830 T dc_link_dp_set_test_pattern
-ffffffff81fa8230 t set_crtc_test_pattern
-ffffffff81fa86c0 T dp_enable_mst_on_sink
-ffffffff81fa8740 T dp_set_fec_enable
-ffffffff81fa8850 T dpcd_set_source_specific_data
-ffffffff81fa8990 T dpcd_write_cable_id_to_dprx
-ffffffff81fa8a00 T dc_link_set_backlight_level_nits
-ffffffff81fa8ab0 T dc_link_get_backlight_level_nits
-ffffffff81fa8b50 T dc_link_backlight_enable_aux
-ffffffff81fa8bc0 T dc_link_read_default_bl_aux
-ffffffff81fa8c20 T is_edp_ilr_optimization_required
-ffffffff81fa8e90 T dc_link_dp_mst_decide_link_encoding_format
-ffffffff81fa8f10 T dpcd_write_128b_132b_sst_payload_allocation_table
-ffffffff81fa9200 T calculate_sst_avg_time_slots_per_mtp
-ffffffff81fa9260 T dpcd_poll_for_allocation_change_trigger
-ffffffff81fa9610 T is_dp_128b_132b_signal
-ffffffff81fa96e0 T edp_panel_backlight_power_on
-ffffffff81fa9790 T dc_link_clear_dprx_states
-ffffffff81fa97c0 T dp_receiver_power_ctrl
-ffffffff81fa9810 T dp_source_sequence_trace
-ffffffff81fa9870 T edp_add_delay_for_T9
-ffffffff81fa98c0 T edp_receiver_ready_T9
-ffffffff81fa9990 T edp_receiver_ready_T7
-ffffffff81fa9b30 T dp_disable_link_phy_mst
-ffffffff81fa9c40 T dp_retrain_link_dp_test
-ffffffff81fa9e60 T dp_set_dsc_on_rx
-ffffffff81fa9ed0 T dp_set_dsc_on_stream
-ffffffff81faa4a0 T dp_set_dsc_enable
-ffffffff81faa550 T dp_set_dsc_pps_sdp
-ffffffff81faa9f0 T dp_update_dsc_config
-ffffffff81faaa60 t dpcd_set_lt_pattern_and_lane_settings
-ffffffff81fab000 T core_link_read_dpcd
-ffffffff81fab1a0 T core_link_write_dpcd
-ffffffff81fac000 T dpcd_get_tunneling_device_data
-ffffffff81fac0d0 T dc_link_dpia_query_hpd_status
-ffffffff81fac1f0 T dc_link_dpia_perform_link_training
-ffffffff81fad010 t dpia_training_end
-ffffffff81fae000 T link_enc_cfg_init
-ffffffff81fae1b0 T link_enc_cfg_copy
-ffffffff81fae1e0 T link_enc_cfg_link_encs_assign
-ffffffff81faf260 t add_link_enc_assignment
-ffffffff81faf3a0 T link_enc_cfg_validate
-ffffffff81fafb10 T link_enc_cfg_link_enc_unassign
-ffffffff81fafdc0 T link_enc_cfg_is_transmitter_mappable
-ffffffff81fafee0 T link_enc_cfg_get_stream_using_link_enc
-ffffffff81faffe0 T link_enc_cfg_get_link_using_link_enc
-ffffffff81fb00f0 T link_enc_cfg_get_link_enc_used_by_link
-ffffffff81fb0280 T link_enc_cfg_get_next_avail_link_enc
-ffffffff81fb0400 T link_enc_cfg_get_link_enc_used_by_stream
-ffffffff81fb0420 T link_enc_cfg_get_link_enc
-ffffffff81fb04b0 T link_enc_cfg_get_link_enc_used_by_stream_current
-ffffffff81fb05e0 T link_enc_cfg_is_link_enc_avail
-ffffffff81fb07d0 T link_enc_cfg_set_transient_mode
-ffffffff81fb1000 T resource_parse_asic_id
-ffffffff81fb1290 T dc_create_resource_pool
-ffffffff81fb1590 T dc_destroy_resource_pool
-ffffffff81fb1600 T resource_construct
-ffffffff81fb1b30 T resource_unreference_clock_source
-ffffffff81fb1bb0 T resource_reference_clock_source
-ffffffff81fb1c30 T resource_get_clock_source_reference
-ffffffff81fb1cc0 T resource_are_vblanks_synchronizable
-ffffffff81fb1ee0 T resource_are_streams_timing_synchronizable
-ffffffff81fb1fc0 T resource_find_used_clk_src_for_sharing
-ffffffff81fb20f0 T get_num_mpc_splits
-ffffffff81fb2180 T get_num_odm_splits
-ffffffff81fb21d0 T resource_build_scaling_params
-ffffffff81fb3100 T resource_build_scaling_params_for_context
-ffffffff81fb3250 T find_idle_secondary_pipe
-ffffffff81fb32f0 T resource_get_head_pipe_for_stream
-ffffffff81fb3400 T dc_add_plane_to_context
-ffffffff81fb3d30 t acquire_first_split_pipe
-ffffffff81fb3ea0 T dc_remove_plane_from_context
-ffffffff81fb40e0 T dc_rem_all_planes_for_stream
-ffffffff81fb42a0 T dc_add_all_planes_for_stream
-ffffffff81fb43d0 T is_timing_changed
-ffffffff81fb4430 T dc_is_stream_unchanged
-ffffffff81fb4500 T dc_is_stream_scaling_unchanged
-ffffffff81fb45a0 T update_audio_usage
-ffffffff81fb4610 T dc_add_stream_to_ctx
-ffffffff81fb46e0 T dc_remove_stream_from_ctx
-ffffffff81fb4ad0 T resource_map_pool_resources
-ffffffff81fb54e0 t calculate_phy_pix_clks
-ffffffff81fb5630 T dc_resource_state_copy_construct_current
-ffffffff81fb5650 T dc_resource_state_copy_construct
-ffffffff81fb5810 T dc_resource_state_construct
-ffffffff81fb5830 T dc_resource_is_dsc_encoding_supported
-ffffffff81fb5880 T dc_validate_global_state
-ffffffff81fb5c00 T dc_resource_state_destruct
-ffffffff81fb5ce0 T dc_resource_find_first_free_pll
-ffffffff81fb5d50 T resource_build_info_frame
-ffffffff81fb6360 T resource_map_clock_resources
-ffffffff81fb64f0 T pipe_need_reprogram
-ffffffff81fb6660 T resource_build_bit_depth_reduction_params
-ffffffff81fb6850 T dc_validate_stream
-ffffffff81fb6920 T dc_validate_plane
-ffffffff81fb69b0 T resource_pixel_format_to_bpp
-ffffffff81fb6a30 T get_audio_check
-ffffffff81fb6b50 T get_temp_dp_link_res
-ffffffff81fb6c50 T reset_syncd_pipes_from_disabled_pipes
-ffffffff81fb6d90 T check_syncd_pipes_for_disabled_master_pipe
-ffffffff81fb6ea0 T reset_sync_context_for_pipe
-ffffffff81fb6f40 T resource_transmitter_to_phy_idx
-ffffffff81fb6fa0 T get_link_hwss
-ffffffff81fb7010 T is_h_timing_divisible_by_2
-ffffffff81fb7070 T dc_resource_acquire_secondary_pipe_for_mpc_odm
-ffffffff81fb7270 t calculate_split_count_and_index
-ffffffff81fb73c0 t calculate_init_and_vp
-ffffffff81fb8000 T dc_sink_retain
-ffffffff81fb8030 T dc_sink_release
-ffffffff81fb80b0 T dc_sink_create
-ffffffff81fb9000 T dc_stat_get_dmub_notification
-ffffffff81fb90b0 T dc_stat_get_dmub_dataout
-ffffffff81fba000 T update_stream_signal
-ffffffff81fba080 T dc_stream_retain
-ffffffff81fba0b0 T dc_stream_release
-ffffffff81fba160 T dc_create_stream_for_sink
-ffffffff81fba4b0 T dc_copy_stream
-ffffffff81fba590 T dc_stream_get_status_from_state
-ffffffff81fba600 T dc_stream_get_status
-ffffffff81fba680 T dc_optimize_timing_for_fsft
-ffffffff81fba6d0 T dc_stream_set_cursor_attributes
-ffffffff81fba820 t program_cursor_attributes
-ffffffff81fba980 T dc_stream_set_cursor_position
-ffffffff81fbaa90 t program_cursor_position
-ffffffff81fbabc0 T dc_stream_add_writeback
-ffffffff81fbae10 T dc_stream_remove_writeback
-ffffffff81fbb040 T dc_stream_warmup_writeback
-ffffffff81fbb080 T dc_stream_get_vblank_counter
-ffffffff81fbb140 T dc_stream_send_dp_sdp
-ffffffff81fbb3d0 T dc_stream_get_scanoutpos
-ffffffff81fbb4a0 T dc_stream_dmdata_status_done
-ffffffff81fbb560 T dc_stream_set_dynamic_metadata
-ffffffff81fbb6d0 T dc_stream_add_dsc_to_resource
-ffffffff81fbb720 T dc_stream_get_pipe_ctx
-ffffffff81fbb7d0 T dc_stream_log
-ffffffff81fbc000 T enable_surface_flip_reporting
-ffffffff81fbc030 T dc_create_plane_state
-ffffffff81fbc1d0 T dc_plane_get_status
-ffffffff81fbc350 T dc_plane_state_retain
-ffffffff81fbc380 T dc_plane_state_release
-ffffffff81fbc3f0 T dc_gamma_retain
-ffffffff81fbc420 T dc_gamma_release
-ffffffff81fbc480 T dc_create_gamma
-ffffffff81fbc4d0 T dc_transfer_func_retain
-ffffffff81fbc500 T dc_transfer_func_release
-ffffffff81fbc550 T dc_create_transfer_func
-ffffffff81fbc5a0 T dc_create_3dlut_func
-ffffffff81fbc600 T dc_3dlut_func_release
-ffffffff81fbc650 T dc_3dlut_func_retain
-ffffffff81fbc680 t dc_plane_destruct
-ffffffff81fbd000 T vm_helper_mark_vmid_used
-ffffffff81fbd030 T dc_setup_system_context
-ffffffff81fbd0c0 T dc_setup_vm_context
-ffffffff81fbd0f0 T dc_get_vmid_use_vector
-ffffffff81fbd150 T vm_helper_init
-ffffffff81fbe000 T dc_dmub_srv_create
-ffffffff81fbe0a0 T dc_dmub_srv_destroy
-ffffffff81fbe0f0 T dc_dmub_srv_cmd_queue
-ffffffff81fbe1d0 T dc_dmub_srv_cmd_execute
-ffffffff81fbe230 T dc_dmub_srv_wait_idle
-ffffffff81fbe290 T dc_dmub_srv_log_diagnostic_data
-ffffffff81fbe5e0 T dc_dmub_srv_clear_inbox0_ack
-ffffffff81fbe640 T dc_dmub_srv_wait_for_inbox0_ack
-ffffffff81fbe6a0 T dc_dmub_srv_send_inbox0_cmd
-ffffffff81fbe700 T dc_dmub_srv_cmd_with_reply_data
-ffffffff81fbe780 T dc_dmub_srv_wait_phy_init
-ffffffff81fbe840 T dc_dmub_srv_notify_stream_mask
-ffffffff81fbe8a0 T dc_dmub_srv_is_restore_required
-ffffffff81fbe920 T dc_dmub_srv_get_dmub_outbox0_msg
-ffffffff81fbe950 T dc_dmub_trace_event_control
-ffffffff81fbe970 T dc_dmub_srv_drr_update_cmd
-ffffffff81fbea70 T dc_dmub_srv_set_drr_manual_trigger_cmd
-ffffffff81fbeb80 T dc_dmub_srv_p_state_delegate
-ffffffff81fbeed0 T dc_dmub_srv_query_caps_cmd
-ffffffff81fbefc0 T dc_dmub_srv_get_visual_confirm_color_cmd
-ffffffff81fbf190 T dc_dmub_setup_subvp_dmub_command
-ffffffff81fbfaf0 T dc_dmub_srv_get_diagnostic_data
-ffffffff81fbfb30 T dc_send_update_cursor_info_to_dmu
-ffffffff81fc0000 T dc_edid_parser_send_cea
-ffffffff81fc00b0 T dc_edid_parser_recv_cea_ack
-ffffffff81fc0140 T dc_edid_parser_recv_amd_vsdb
-ffffffff81fc1000 T generic_reg_update_ex
-ffffffff81fc1370 t set_reg_field_values
-ffffffff81fc1530 T generic_reg_set_ex
-ffffffff81fc1780 T generic_reg_get
-ffffffff81fc17f0 T generic_reg_get2
-ffffffff81fc1880 T generic_reg_get3
-ffffffff81fc1920 T generic_reg_get4
-ffffffff81fc19d0 T generic_reg_get5
-ffffffff81fc1aa0 T generic_reg_get6
-ffffffff81fc1b80 T generic_reg_get7
-ffffffff81fc1c80 T generic_reg_get8
-ffffffff81fc1d90 T generic_reg_wait
-ffffffff81fc2000 T generic_write_indirect_reg
-ffffffff81fc2050 T generic_read_indirect_reg
-ffffffff81fc20f0 T generic_indirect_reg_get
-ffffffff81fc22a0 T generic_indirect_reg_update_ex
-ffffffff81fc24c0 T generic_indirect_reg_update_ex_sync
-ffffffff81fc26c0 T generic_indirect_reg_get_sync
-ffffffff81fc27f0 T reg_sequence_start_gather
-ffffffff81fc2880 T reg_sequence_start_execute
-ffffffff81fc2a90 T reg_sequence_wait_done
-ffffffff81fc3000 T dce_abm_create
-ffffffff81fc30c0 T dce_abm_destroy
-ffffffff81fc3110 t dce_abm_init
-ffffffff81fc3390 t dce_abm_set_level
-ffffffff81fc3490 t dce_abm_immediate_disable
-ffffffff81fc34e0 t dce_abm_set_pipe
-ffffffff81fc3630 t dce_abm_set_backlight_level_pwm
-ffffffff81fc3830 t dce_abm_get_current_backlight
-ffffffff81fc3860 t dce_abm_get_target_backlight
-ffffffff81fc4000 T dce_aud_az_enable
-ffffffff81fc4150 T dce_aud_az_disable
-ffffffff81fc4340 T dce_aud_az_configure
-ffffffff81fc5000 t check_audio_bandwidth
-ffffffff81fc5190 T dce_aud_wall_dto_setup
-ffffffff81fc5310 T dce_aud_hw_init
-ffffffff81fc54e0 T dce_aud_destroy
-ffffffff81fc5530 T dce_audio_create
-ffffffff81fc5600 t dce_aud_endpoint_valid
-ffffffff81fc6000 T dce110_engine_destroy
-ffffffff81fc6050 T dce110_aux_engine_construct
-ffffffff81fc60d0 t dce_aux_configure_timeout
-ffffffff81fc62b0 T dce_aux_transfer_raw
-ffffffff81fc6ad0 t acquire
-ffffffff81fc6d40 T dce_aux_transfer_dmub_raw
-ffffffff81fc6e40 T dce_aux_transfer_with_retries
-ffffffff81fc8000 T look_up_in_video_optimized_rate_tlb
-ffffffff81fc8070 T dce110_clk_src_construct
-ffffffff81fc8280 t calc_pll_max_vco_construct
-ffffffff81fc8420 T dce112_clk_src_construct
-ffffffff81fc84b0 T dcn20_clk_src_construct
-ffffffff81fc8550 T dcn3_clk_src_construct
-ffffffff81fc85f0 T dcn31_clk_src_construct
-ffffffff81fc8690 T dcn301_clk_src_construct
-ffffffff81fc8730 t dce110_clock_source_power_down
-ffffffff81fc87c0 t dce110_program_pix_clk
-ffffffff81fc8e50 t dce110_get_pix_clk_dividers
-ffffffff81fc94a0 t get_pixel_clk_frequency_100hz
-ffffffff81fc95b0 t get_ss_info_from_atombios
-ffffffff81fc9870 t dce112_program_pix_clk
-ffffffff81fc9b00 t dce112_get_pix_clk_dividers
-ffffffff81fc9c10 t dcn20_program_pix_clk
-ffffffff81fc9ca0 t dcn20_override_dp_pix_clk
-ffffffff81fc9d90 t dcn3_program_pix_clk
-ffffffff81fc9f20 t dcn3_get_pix_clk_dividers
-ffffffff81fc9ff0 t dcn31_program_pix_clk
-ffffffff81fcb000 T dce_dmcu_create
-ffffffff81fcb0c0 T dcn10_dmcu_create
-ffffffff81fcb180 T dcn20_dmcu_create
-ffffffff81fcb240 T dcn21_dmcu_create
-ffffffff81fcb340 T dce_dmcu_destroy
-ffffffff81fcb390 t dce_dmcu_init
-ffffffff81fcb3c0 t dce_dmcu_load_iram
-ffffffff81fcb520 t dce_dmcu_set_psr_enable
-ffffffff81fcb660 t dce_dmcu_setup_psr
-ffffffff81fcb990 t dce_get_dmcu_psr_state
-ffffffff81fcba70 t dce_psr_wait_loop
-ffffffff81fcbba0 t dce_get_psr_wait_loop
-ffffffff81fcbbd0 t dce_is_dmcu_initialized
-ffffffff81fcbc30 t dcn10_dmcu_init
-ffffffff81fcc170 t dcn10_dmcu_load_iram
-ffffffff81fcc3c0 t dcn10_dmcu_set_psr_enable
-ffffffff81fcc550 t dcn10_dmcu_setup_psr
-ffffffff81fcc910 t dcn10_get_dmcu_psr_state
-ffffffff81fcca30 t dcn10_psr_wait_loop
-ffffffff81fccb40 t dcn10_get_psr_wait_loop
-ffffffff81fccb70 t dcn10_is_dmcu_initialized
-ffffffff81fccba0 t dcn10_send_edid_cea
-ffffffff81fccd40 t dcn10_recv_amd_vsdb
-ffffffff81fccdf0 t dcn10_recv_edid_cea_ack
-ffffffff81fcce70 t dcn10_get_scp_results
-ffffffff81fccf90 t dcn20_lock_phy
-ffffffff81fcd0c0 t dcn20_unlock_phy
-ffffffff81fcd1f0 t dcn21_dmcu_init
-ffffffff81fce000 T dce_enable_fe_clock
-ffffffff81fce040 T dce_pipe_control_lock
-ffffffff81fce240 T dce_set_blender_mode
-ffffffff81fce360 T dce_clock_gating_power_up
-ffffffff81fce400 T dce_crtc_switch_to_clk_src
-ffffffff81fce5c0 T dce_use_lut
-ffffffff81fcf000 T dce_i2c_oem_device_present
-ffffffff81fcf080 T dce_i2c_submit_command
-ffffffff81fd0000 T acquire_i2c_hw_engine
-ffffffff81fd03a0 T dce_i2c_submit_command_hw
-ffffffff81fd0d70 t set_speed
-ffffffff81fd0ec0 T dce_i2c_hw_construct
-ffffffff81fd0f30 T dce100_i2c_hw_construct
-ffffffff81fd0fa0 T dce112_i2c_hw_construct
-ffffffff81fd1010 T dcn1_i2c_hw_construct
-ffffffff81fd1080 T dcn2_i2c_hw_construct
-ffffffff81fd1110 t is_hw_busy
-ffffffff81fd2000 T dce_i2c_sw_construct
-ffffffff81fd2030 T dce_i2c_engine_acquire_sw
-ffffffff81fd20d0 T dce_i2c_submit_command_sw
-ffffffff81fd28d0 t write_byte_sw
-ffffffff81fd3000 T dce_ipp_construct
-ffffffff81fd3050 T dce_ipp_destroy
-ffffffff81fd30a0 t dce_ipp_cursor_set_position
-ffffffff81fd31d0 t dce_ipp_cursor_set_attributes
-ffffffff81fd3460 t dce_ipp_program_prescale
-ffffffff81fd3620 t dce_ipp_program_input_lut
-ffffffff81fd3ab0 t dce_ipp_set_degamma
-ffffffff81fd4000 T dce110_get_dig_frontend
-ffffffff81fd40c0 T dce110_link_encoder_set_dp_phy_pattern_training_pattern
-ffffffff81fd4160 T dce110_psr_program_dp_dphy_fast_training
-ffffffff81fd41d0 T dce110_psr_program_secondary_packet
-ffffffff81fd4240 T dce110_is_dig_enabled
-ffffffff81fd42a0 T dce110_link_encoder_validate_dvi_output
-ffffffff81fd4350 T dce110_link_encoder_validate_dp_output
-ffffffff81fd4380 T dce110_link_encoder_construct
-ffffffff81fd4550 T dce110_link_encoder_validate_output_with_stream
-ffffffff81fd4700 T dce110_link_encoder_hw_init
-ffffffff81fd4920 T dce110_link_encoder_destroy
-ffffffff81fd4970 T dce110_link_encoder_setup
-ffffffff81fd4aa0 T dce110_link_encoder_enable_tmds_output
-ffffffff81fd4b90 T dce110_link_encoder_enable_lvds_output
-ffffffff81fd4c80 T dce110_link_encoder_enable_dp_output
-ffffffff81fd4e00 T dce110_link_encoder_enable_dp_mst_output
-ffffffff81fd4f80 T dce110_link_encoder_disable_output
-ffffffff81fd51a0 T dce110_link_encoder_dp_set_lane_settings
-ffffffff81fd5340 T dce110_link_encoder_dp_set_phy_pattern
-ffffffff81fd5b40 t set_dp_phy_pattern_hbr2_compliance_cp2520_2
-ffffffff81fd5d50 T dce110_link_encoder_update_mst_stream_allocation_table
-ffffffff81fd5fd0 T dce110_link_encoder_connect_dig_be_to_fe
-ffffffff81fd6100 T dce110_link_encoder_enable_hpd
-ffffffff81fd6130 T dce110_link_encoder_disable_hpd
-ffffffff81fd6160 T dce110_link_encoder_get_max_link_cap
-ffffffff81fd7000 T dce_mem_input_construct
-ffffffff81fd7060 T dce112_mem_input_construct
-ffffffff81fd70c0 T dce120_mem_input_construct
-ffffffff81fd7120 t dce_mi_program_display_marks
-ffffffff81fd73f0 t dce_mi_allocate_dmif
-ffffffff81fd7630 t dce_mi_free_dmif
-ffffffff81fd7790 t dce_mi_program_surface_flip_and_addr
-ffffffff81fd7ab0 t dce_mi_program_pte_vm
-ffffffff81fd7c70 t dce_mi_program_surface_config
-ffffffff81fd84f0 t dce_mi_is_flip_pending
-ffffffff81fd8580 t program_nbp_watermark
-ffffffff81fd8780 t dce112_mi_program_display_marks
-ffffffff81fd8c90 t dce120_mi_program_display_marks
-ffffffff81fd9150 t dce120_program_stutter_watermark
-ffffffff81fda000 T dce110_opp_set_clamping
-ffffffff81fda2b0 T dce110_opp_program_bit_depth_reduction
-ffffffff81fdaa80 T dce110_opp_program_clamping_and_pixel_encoding
-ffffffff81fdac20 T dce110_opp_set_dyn_expansion
-ffffffff81fdad70 T dce110_opp_program_fmt
-ffffffff81fdaef0 T dce110_opp_construct
-ffffffff81fdaf50 T dce110_opp_destroy
-ffffffff81fdb000 T dce_panel_cntl_construct
-ffffffff81fdb060 t dce_panel_cntl_destroy
-ffffffff81fdb0b0 t dce_panel_cntl_hw_init
-ffffffff81fdb2f0 t dce_is_panel_backlight_on
-ffffffff81fdb3a0 t dce_is_panel_powered_on
-ffffffff81fdb450 t dce_store_backlight_level
-ffffffff81fdb4f0 t dce_driver_set_backlight
-ffffffff81fdb680 t dce_get_16_bit_backlight_from_pwm
-ffffffff81fdc000 T get_filter_3tap_16p
-ffffffff81fdc090 T get_filter_3tap_64p
-ffffffff81fdc120 T get_filter_4tap_16p
-ffffffff81fdc1b0 T get_filter_4tap_64p
-ffffffff81fdc240 T get_filter_5tap_64p
-ffffffff81fdc2d0 T get_filter_6tap_64p
-ffffffff81fdc360 T get_filter_7tap_64p
-ffffffff81fdc3f0 T get_filter_8tap_64p
-ffffffff81fdc480 T get_filter_2tap_16p
-ffffffff81fdc4b0 T get_filter_2tap_64p
-ffffffff81fdd000 T dce110_se_audio_mute_control
-ffffffff81fdd050 T dce110_se_dp_audio_setup
-ffffffff81fdd060 t dce110_se_audio_setup
-ffffffff81fdd1f0 T dce110_se_dp_audio_enable
-ffffffff81fdd430 T dce110_se_dp_audio_disable
-ffffffff81fdd590 T dce110_se_hdmi_audio_setup
-ffffffff81fddaa0 T dce110_se_hdmi_audio_disable
-ffffffff81fddb00 T dce110_stream_encoder_construct
-ffffffff81fddb50 t dce110_stream_encoder_dp_set_stream_attribute
-ffffffff81fde1a0 t dce110_stream_encoder_hdmi_set_stream_attribute
-ffffffff81fde6c0 t dce110_stream_encoder_dvi_set_stream_attribute
-ffffffff81fde7f0 t dce110_stream_encoder_lvds_set_stream_attribute
-ffffffff81fde8d0 t dce110_stream_encoder_set_throttled_vcp_size
-ffffffff81fdead0 t dce110_stream_encoder_update_hdmi_info_packets
-ffffffff81fdf1c0 t dce110_stream_encoder_stop_hdmi_info_packets
-ffffffff81fdf460 t dce110_stream_encoder_update_dp_info_packets
-ffffffff81fdf5f0 t dce110_stream_encoder_stop_dp_info_packets
-ffffffff81fdf760 t dce110_stream_encoder_dp_blank
-ffffffff81fdf8a0 t dce110_stream_encoder_dp_unblank
-ffffffff81fdfa60 t setup_stereo_sync
-ffffffff81fdfae0 t dce110_stream_encoder_set_avmute
-ffffffff81fdfb20 t dig_connect_to_otg
-ffffffff81fdfb60 t dce110_reset_hdmi_stream_attribute
-ffffffff81fdfc60 t dig_source_otg
-ffffffff81fdfcd0 t dce110_stream_encoder_set_stream_attribute_helper
-ffffffff81fdfdc0 t dce110_update_generic_info_packet
-ffffffff81fe1000 T dce_transform_get_optimal_number_of_taps
-ffffffff81fe1300 T dce110_opp_set_csc_adjustment
-ffffffff81fe13c0 t program_color_matrix
-ffffffff81fe15f0 T dce110_opp_set_csc_default
-ffffffff81fe1730 T dce110_opp_program_regamma_pwl
-ffffffff81fe1ff0 T dce110_opp_power_on_regamma_lut
-ffffffff81fe20b0 T dce110_opp_set_regamma_mode
-ffffffff81fe2120 T dce_transform_construct
-ffffffff81fe21a0 t dce_transform_reset
-ffffffff81fe21e0 t dce_transform_set_scaler
-ffffffff81fe2c80 t dce_transform_set_pixel_storage_depth
-ffffffff81fe3140 t dce_transform_set_gamut_remap
-ffffffff81fe3480 t program_multi_taps_filter
-ffffffff81fe4000 T dmub_abm_create
-ffffffff81fe40c0 T dmub_abm_destroy
-ffffffff81fe4110 t dmub_abm_init
-ffffffff81fe44f0 t dmub_abm_set_level
-ffffffff81fe46b0 t dmub_abm_get_current_backlight
-ffffffff81fe46e0 t dmub_abm_get_target_backlight
-ffffffff81fe4710 t dmub_abm_init_config
-ffffffff81fe4840 t dmub_abm_set_pause
-ffffffff81fe5000 T dmub_hw_lock_mgr_cmd
-ffffffff81fe50b0 T dmub_hw_lock_mgr_inbox0_cmd
-ffffffff81fe50f0 T should_use_dmub_lock
-ffffffff81fe6000 T dmub_enable_outbox_notification
-ffffffff81fe7000 T dmub_psr_create
-ffffffff81fe70a0 T dmub_psr_destroy
-ffffffff81fe70f0 t dmub_psr_copy_settings
-ffffffff81fe75a0 t dmub_psr_enable
-ffffffff81fe7730 t dmub_psr_get_state
-ffffffff81fe7a20 t dmub_psr_set_level
-ffffffff81fe7b10 t dmub_psr_force_static
-ffffffff81fe7bc0 t dmub_psr_get_residency
-ffffffff81fe7c10 t dmub_psr_set_sink_vtotal_in_psr_active
-ffffffff81fe7cd0 t dmub_psr_set_power_opt
-ffffffff81fe8000 T dce100_enable_display_power_gating
-ffffffff81fe80a0 T dce100_prepare_bandwidth
-ffffffff81fe80f0 T dce100_optimize_bandwidth
-ffffffff81fe8140 T dce100_hw_sequencer_construct
-ffffffff81fe9000 T dce100_add_stream_to_ctx
-ffffffff81fe90a0 T dce100_validate_plane
-ffffffff81fe90e0 T dce100_find_first_free_match_stream_enc_for_link
-ffffffff81fe9190 T dce100_create_resource_pool
-ffffffff81fe9f40 t dce100_resource_destruct
-ffffffff81fea210 t dce100_destroy_resource_pool
-ffffffff81fea270 t dce100_panel_cntl_create
-ffffffff81fea300 t dce100_link_encoder_create
-ffffffff81fea410 t dce100_validate_bandwidth
-ffffffff81fea570 t dce100_validate_global
-ffffffff81fea600 t read_dce_straps
-ffffffff81fea660 t create_audio
-ffffffff81fea690 t dce100_stream_encoder_create
-ffffffff81fea730 t dce100_hwseq_create
-ffffffff81feb000 T dce110_compressor_power_up_fbc
-ffffffff81feb130 T dce110_compressor_enable_fbc
-ffffffff81feb340 T dce110_compressor_is_fbc_enabled_in_hw
-ffffffff81feb3f0 T dce110_compressor_disable_fbc
-ffffffff81feb6d0 T dce110_compressor_program_compressed_surface_address_and_pitch
-ffffffff81feb7f0 T dce110_compressor_set_fbc_invalidation_triggers
-ffffffff81feb870 T dce110_compressor_create
-ffffffff81feb920 T dce110_compressor_construct
-ffffffff81feb9a0 T dce110_compressor_destroy
-ffffffff81feb9f0 T get_max_support_fbc_buffersize
-ffffffff81fec000 T dce110_update_info_frame
-ffffffff81fec0d0 T dce110_enable_stream
-ffffffff81fec1d0 T dce110_edp_wait_for_hpd_ready
-ffffffff81fec410 T dce110_edp_power_control
-ffffffff81fec8d0 T dce110_edp_wait_for_T12
-ffffffff81feca60 T dce110_edp_backlight_control
-ffffffff81fecd90 T dce110_enable_audio_stream
-ffffffff81fecea0 T dce110_disable_audio_stream
-ffffffff81fed010 T dce110_disable_stream
-ffffffff81fed150 T dce110_unblank_stream
-ffffffff81fed250 T dce110_blank_stream
-ffffffff81fed3a0 T dce110_set_avmute
-ffffffff81fed3f0 T dce110_enable_accelerated_mode
-ffffffff81fed7b0 t power_down_all_hw_blocks
-ffffffff81fed970 T dce110_set_safe_displaymarks
-ffffffff81fedac0 T dce110_apply_ctx_to_hw
-ffffffff81fee390 t enable_fbc
-ffffffff81fee540 T dce110_power_down
-ffffffff81fee640 T dce110_prepare_bandwidth
-ffffffff81fee780 T dce110_optimize_bandwidth
-ffffffff81fee950 T dce110_set_backlight_level
-ffffffff81feea60 T dce110_set_abm_immediate_disable
-ffffffff81feeae0 T dce110_set_pipe
-ffffffff81feeb50 T dce110_enable_lvds_link_output
-ffffffff81feebb0 T dce110_enable_tmds_link_output
-ffffffff81feec20 T dce110_enable_dp_link_output
-ffffffff81feee30 T dce110_disable_link_output
-ffffffff81feef40 T dce110_hw_sequencer_construct
-ffffffff81feef90 t enable_display_pipe_clock_gating
-ffffffff81feefc0 t build_audio_output
-ffffffff81fef120 t init_hw
-ffffffff81fef3e0 t dce110_power_down_fe
-ffffffff81fef4b0 t dce110_apply_ctx_for_surface
-ffffffff81fefbd0 t dce110_post_unlock_program_front_end
-ffffffff81fefc00 t update_plane_addr
-ffffffff81fefc70 t dce110_wait_for_mpcc_disconnect
-ffffffff81fefca0 t dce110_update_pending_status
-ffffffff81fefd80 t get_position
-ffffffff81fefe10 t dce110_enable_per_frame_crtc_position_reset
-ffffffff81ff00c0 t dce110_enable_timing_synchronization
-ffffffff81ff03d0 t set_drr
-ffffffff81ff04b0 t set_static_screen_control
-ffffffff81ff0580 t dce110_set_cursor_position
-ffffffff81ff06c0 t dce110_set_cursor_attribute
-ffffffff81ff0780 t program_gamut_remap
-ffffffff81ff08e0 t program_output_csc
-ffffffff81ff09e0 t init_pipes
-ffffffff81ff0a10 t dce110_reset_hw_ctx_wrap
-ffffffff81ff0c60 t dce110_set_input_transfer_func
-ffffffff81ff0df0 t dce110_set_output_transfer_func
-ffffffff81ff1730 t dce110_enable_display_power_gating
-ffffffff81ff18a0 t dce110_enable_stream_timing
-ffffffff81ff2000 T dce110_mem_input_v_construct
-ffffffff81ff2040 t dce_mem_input_v_program_display_marks
-ffffffff81ff20c0 t dce_mem_input_program_chroma_display_marks
-ffffffff81ff2140 t dce110_allocate_mem_input_v
-ffffffff81ff2250 t dce110_free_mem_input_v
-ffffffff81ff2280 t dce_mem_input_v_program_surface_flip_and_addr
-ffffffff81ff23d0 t dce_mem_input_v_program_pte_vm
-ffffffff81ff26b0 t dce_mem_input_v_program_surface_config
-ffffffff81ff2a70 t dce_mem_input_v_is_surface_pending
-ffffffff81ff2ae0 t program_urgency_watermark
-ffffffff81ff2bf0 t program_nbp_watermark
-ffffffff81ff2d60 t program_stutter_watermark
-ffffffff81ff3000 T dce110_opp_v_set_csc_default
-ffffffff81ff3310 t program_color_matrix_v
-ffffffff81ff3480 t configure_graphics_mode_v
-ffffffff81ff3570 T dce110_opp_v_set_csc_adjustment
-ffffffff81ff4000 T dce110_opp_program_regamma_pwl_v
-ffffffff81ff44b0 t power_on_lut
-ffffffff81ff45d0 T dce110_opp_power_on_regamma_lut_v
-ffffffff81ff4630 T dce110_opp_set_regamma_mode_v
-ffffffff81ff5000 T dce110_opp_v_construct
-ffffffff81ff6000 T dce110_resource_build_pipe_hw_param
-ffffffff81ff6150 T dce110_find_first_free_match_stream_enc_for_link
-ffffffff81ff61f0 T dce110_create_resource_pool
-ffffffff81ff71b0 t dce110_resource_destruct
-ffffffff81ff74e0 t dce110_destroy_resource_pool
-ffffffff81ff7540 t dce110_panel_cntl_create
-ffffffff81ff75d0 t dce110_link_encoder_create
-ffffffff81ff76e0 t dce110_validate_bandwidth
-ffffffff81ff77d0 t dce110_validate_global
-ffffffff81ff7890 t dce110_acquire_underlay
-ffffffff81ff7a70 t dce110_validate_plane
-ffffffff81ff7ad0 t dce110_add_stream_to_ctx
-ffffffff81ff7ba0 t read_dce_straps
-ffffffff81ff7c00 t create_audio
-ffffffff81ff7c30 t dce110_stream_encoder_create
-ffffffff81ff7cd0 t dce110_hwseq_create
-ffffffff81ff8000 T dce110_timing_generator_set_early_control
-ffffffff81ff8070 T dce110_timing_generator_enable_crtc
-ffffffff81ff8100 T dce110_timing_generator_program_blank_color
-ffffffff81ff8190 T dce110_timing_generator_disable_crtc
-ffffffff81ff81e0 T dce110_timing_generator_program_timing_generator
-ffffffff81ff83d0 T dce110_timing_generator_set_drr
-ffffffff81ff8510 T dce110_timing_generator_set_static_screen_control
-ffffffff81ff85a0 T dce110_timing_generator_get_vblank_counter
-ffffffff81ff8600 T dce110_timing_generator_get_position
-ffffffff81ff86a0 T dce110_timing_generator_get_crtc_scanoutpos
-ffffffff81ff8790 T dce110_timing_generator_program_blanking
-ffffffff81ff8a10 T dce110_timing_generator_set_test_pattern
-ffffffff81ff8d00 T dce110_timing_generator_validate_timing
-ffffffff81ff8de0 T dce110_timing_generator_wait_for_vblank
-ffffffff81ff8f50 T dce110_timing_generator_is_counter_moving
-ffffffff81ff8fd0 T dce110_timing_generator_wait_for_vactive
-ffffffff81ff90b0 T dce110_timing_generator_setup_global_swap_lock
-ffffffff81ff9210 T dce110_timing_generator_tear_down_global_swap_lock
-ffffffff81ff9290 T dce110_timing_generator_enable_advanced_request
-ffffffff81ff9330 T dce110_timing_generator_set_lock_master
-ffffffff81ff9390 T dce110_timing_generator_enable_reset_trigger
-ffffffff81ff9470 T dce110_timing_generator_enable_crtc_reset
-ffffffff81ff9660 T dce110_timing_generator_disable_reset_trigger
-ffffffff81ff9750 T dce110_timing_generator_did_triggered_reset_occur
-ffffffff81ff97e0 T dce110_timing_generator_disable_vga
-ffffffff81ff9850 T dce110_timing_generator_set_overscan_color_black
-ffffffff81ff98f0 T dce110_tg_program_blank_color
-ffffffff81ff99b0 T dce110_tg_set_overscan_color
-ffffffff81ff9a10 T dce110_tg_program_timing
-ffffffff81ff9a40 T dce110_tg_is_blanked
-ffffffff81ff9aa0 T dce110_tg_set_blank
-ffffffff81ff9b00 T dce110_tg_validate_timing
-ffffffff81ff9bd0 T dce110_tg_wait_for_state
-ffffffff81ff9cd0 T dce110_tg_set_colors
-ffffffff81ff9e20 T dce110_arm_vert_intr
-ffffffff81ff9ef0 T dce110_configure_crc
-ffffffff81ffa040 t dce110_is_tg_enabled
-ffffffff81ffa0a0 T dce110_get_crc
-ffffffff81ffa170 T dce110_timing_generator_construct
-ffffffff81ffb000 T dce110_timing_generator_v_construct
-ffffffff81ffb070 t dce110_timing_generator_v_program_timing
-ffffffff81ffb350 t dce110_timing_generator_v_enable_crtc
-ffffffff81ffb3e0 t dce110_timing_generator_v_disable_crtc
-ffffffff81ffb450 t dce110_timing_generator_v_is_counter_moving
-ffffffff81ffb4d0 t dce110_timing_generator_v_get_vblank_counter
-ffffffff81ffb520 t dce110_timing_generator_v_set_early_control
-ffffffff81ffb580 t dce110_timing_generator_v_wait_for_state
-ffffffff81ffb710 t dce110_timing_generator_v_set_blank
-ffffffff81ffb7a0 t dce110_timing_generator_v_set_overscan_color_black
-ffffffff81ffb840 t dce110_timing_generator_v_program_blank_color
-ffffffff81ffb8c0 t dce110_timing_generator_v_set_colors
-ffffffff81ffb9f0 t dce110_timing_generator_v_disable_vga
-ffffffff81ffba20 t dce110_timing_generator_v_did_triggered_reset_occur
-ffffffff81ffba60 t dce110_timing_generator_v_setup_global_swap_lock
-ffffffff81ffba80 t dce110_timing_generator_v_enable_reset_trigger
-ffffffff81ffbaa0 t dce110_timing_generator_v_disable_reset_trigger
-ffffffff81ffbac0 t dce110_timing_generator_v_tear_down_global_swap_lock
-ffffffff81ffbae0 t dce110_timing_generator_v_enable_advanced_request
-ffffffff81ffc000 T dce110_transform_v_construct
-ffffffff81ffc060 t dce110_xfmv_reset
-ffffffff81ffc0c0 t dce110_xfmv_set_scaler
-ffffffff81ffc820 t dce110_xfmv_set_pixel_storage_depth
-ffffffff81ffc900 t dce110_xfmv_set_gamut_remap
-ffffffff81ffc930 t program_multi_taps_filter
-ffffffff81ffcd20 t program_viewport
-ffffffff81ffd000 T dce112_compressor_power_up_fbc
-ffffffff81ffd130 T dce112_compressor_enable_fbc
-ffffffff81ffd2e0 T dce112_compressor_is_fbc_enabled_in_hw
-ffffffff81ffd390 T dce112_compressor_enable_lpt
-ffffffff81ffd4a0 t wait_for_fbc_state_changed
-ffffffff81ffd740 T dce112_compressor_disable_fbc
-ffffffff81ffd840 T dce112_compressor_disable_lpt
-ffffffff81ffd9a0 T dce112_compressor_is_lpt_enabled_in_hw
-ffffffff81ffd9f0 T dce112_compressor_program_compressed_surface_address_and_pitch
-ffffffff81ffdb30 T dce112_compressor_program_lpt_control
-ffffffff81ffdda0 T dce112_compressor_set_fbc_invalidation_triggers
-ffffffff81ffde30 T dce112_compressor_construct
-ffffffff81ffdef0 T dce112_compressor_create
-ffffffff81ffdfe0 T dce112_compressor_destroy
-ffffffff81fff000 T dce112_hw_sequencer_construct
-ffffffff81fff050 t dce112_enable_display_power_gating
-ffffffff82000000 T dce112_validate_bandwidth
-ffffffff820000c0 T resource_map_phy_clock_resources
-ffffffff82000210 T dce112_add_stream_to_ctx
-ffffffff820002b0 T dce112_create_resource_pool
-ffffffff82001650 t dce112_resource_destruct
-ffffffff82001920 t dce112_destroy_resource_pool
-ffffffff82001980 t dce112_panel_cntl_create
-ffffffff82001a10 t dce112_link_encoder_create
-ffffffff82001b20 t dce112_validate_global
-ffffffff82001bb0 t read_dce_straps
-ffffffff82001c10 t create_audio
-ffffffff82001c40 t dce112_stream_encoder_create
-ffffffff82001ce0 t dce112_hwseq_create
-ffffffff82002000 T dce121_xgmi_enabled
-ffffffff82002060 T dce120_hw_sequencer_construct
-ffffffff820020c0 t dce120_enable_display_power_gating
-ffffffff820020f0 t dce120_update_dchub
-ffffffff82003000 T dce120_create_resource_pool
-ffffffff820043a0 t dce120_resource_destruct
-ffffffff82004680 t dce120_destroy_resource_pool
-ffffffff820046e0 t dce120_panel_cntl_create
-ffffffff82004770 t dce120_link_encoder_create
-ffffffff82004880 t read_dce_straps
-ffffffff82004910 t create_audio
-ffffffff82004940 t dce120_stream_encoder_create
-ffffffff820049e0 t dce121_hwseq_create
-ffffffff82004a50 t dce120_hwseq_create
-ffffffff82005000 T dce120_timing_generator_construct
-ffffffff82005090 t dce120_tg_validate_timing
-ffffffff82005140 t dce120_tg_program_timing
-ffffffff82005310 t dce120_timing_generator_enable_crtc
-ffffffff820053b0 t dce120_timing_generator_get_crtc_position
-ffffffff82005450 t dce120_timing_generator_get_vblank_counter
-ffffffff820054b0 t dce120_timing_generator_get_crtc_scanoutpos
-ffffffff820055a0 t dce120_timing_generator_set_early_control
-ffffffff820055e0 t dce120_tg_wait_for_state
-ffffffff820056f0 t dce120_tg_set_blank
-ffffffff820057b0 t dce120_tg_is_blanked
-ffffffff82005810 t dce120_timing_generator_set_overscan_color_black
-ffffffff820058e0 t dce120_timing_generator_program_blank_color
-ffffffff82005960 t dce120_tg_set_colors
-ffffffff82005a80 t dce120_timing_generator_disable_vga
-ffffffff82005af0 t dce120_timing_generator_did_triggered_reset_occur
-ffffffff82005b50 t dce120_timing_generator_setup_global_swap_lock
-ffffffff82005c80 t dce120_timing_generator_enable_reset_trigger
-ffffffff82005d90 t dce120_timing_generator_disable_reset_trigger
-ffffffff82005e40 t dce120_timing_generator_tear_down_global_swap_lock
-ffffffff82005f10 t dce120_timing_generator_enable_advanced_request
-ffffffff82005fb0 t dce120_timing_generator_set_drr
-ffffffff82006180 t dce120_timing_generator_set_static_screen_control
-ffffffff82006200 t dce120_timing_generator_set_test_pattern
-ffffffff820066a0 t dce120_arm_vert_intr
-ffffffff82006760 t dce120_is_tg_enabled
-ffffffff820067c0 t dce120_configure_crc
-ffffffff820069a0 t dce120_get_crc
-ffffffff82007000 T dce80_hw_sequencer_construct
-ffffffff82008000 T dce80_create_resource_pool
-ffffffff82008e40 T dce81_create_resource_pool
-ffffffff82009c70 T dce83_create_resource_pool
-ffffffff8200a940 t dce80_resource_destruct
-ffffffff8200ac10 t dce80_destroy_resource_pool
-ffffffff8200ac70 t dce80_panel_cntl_create
-ffffffff8200ad00 t dce80_link_encoder_create
-ffffffff8200ae10 t dce80_validate_bandwidth
-ffffffff8200af70 t dce80_validate_global
-ffffffff8200b000 t read_dce_straps
-ffffffff8200b060 t create_audio
-ffffffff8200b090 t dce80_stream_encoder_create
-ffffffff8200b130 t dce80_hwseq_create
-ffffffff8200c000 T dce80_timing_generator_construct
-ffffffff8200c090 t program_timing
-ffffffff8200c170 t dce80_timing_generator_enable_advanced_request
-ffffffff8200d000 T cm_helper_program_color_matrices
-ffffffff8200d0c0 T cm_helper_program_xfer_func
-ffffffff8200d460 T cm_helper_convert_to_custom_float
-ffffffff8200d8b0 T cm_helper_translate_curve_to_hw_format
-ffffffff8200e430 T cm_helper_translate_curve_to_degamma_hw_format
-ffffffff8200f000 T dpp_read_state
-ffffffff8200f260 T dpp1_get_optimal_number_of_taps
-ffffffff8200f400 T dpp_reset
-ffffffff8200f470 T dpp1_cnv_setup
-ffffffff8200f970 T dpp1_set_cursor_attributes
-ffffffff8200faa0 T dpp1_set_cursor_position
-ffffffff8200fbd0 T dpp1_cnv_set_optional_cursor_attributes
-ffffffff8200fc90 T dpp1_dppclk_control
-ffffffff8200fd90 T dpp1_construct
-ffffffff8200fe10 t dpp1_cm_set_regamma_pwl
-ffffffff82010000 T dpp1_cm_set_gamut_remap
-ffffffff820101a0 T dpp1_cm_set_output_csc_default
-ffffffff82010220 t dpp1_cm_program_color_matrix
-ffffffff820103e0 T dpp1_cm_set_output_csc_adjustment
-ffffffff820103f0 T dpp1_cm_power_on_regamma_lut
-ffffffff82010470 T dpp1_cm_program_regamma_lut
-ffffffff82010680 T dpp1_cm_configure_regamma_lut
-ffffffff82010780 T dpp1_cm_program_regamma_luta_settings
-ffffffff82010910 T dpp1_cm_program_regamma_lutb_settings
-ffffffff82010aa0 T dpp1_program_input_csc
-ffffffff82010cf0 T dpp1_program_bias_and_scale
-ffffffff82010e60 T dpp1_program_degamma_lutb_settings
-ffffffff82011010 T dpp1_program_degamma_luta_settings
-ffffffff820111c0 T dpp1_power_on_degamma_lut
-ffffffff82011240 T dpp1_set_degamma
-ffffffff82011430 T dpp1_degamma_ram_select
-ffffffff82011490 T dpp1_program_degamma_lut
-ffffffff820117b0 T dpp1_set_degamma_pwl
-ffffffff82011980 T dpp1_full_bypass
-ffffffff82011b20 T dpp1_program_input_lut
-ffffffff820121f0 T dpp1_set_hdr_multiplier
-ffffffff82013000 T dpp1_dscl_calc_lb_num_partitions
-ffffffff820131e0 T dpp1_dscl_is_lb_conf_valid
-ffffffff82013220 T dpp1_dscl_set_scaler_manual_scale
-ffffffff820145e0 t dpp1_dscl_get_filter_coeffs_64p
-ffffffff820146b0 t dpp1_dscl_set_scaler_filter
-ffffffff82015000 T hubbub1_wm_read_state
-ffffffff82015380 T hubbub1_allow_self_refresh_control
-ffffffff82015400 T hubbub1_is_allow_self_refresh_enabled
-ffffffff82015470 T hubbub1_verify_allow_pstate_change_high
-ffffffff82015630 T hubbub1_wm_change_req_wa
-ffffffff820156d0 T hubbub1_program_urgent_watermarks
-ffffffff82015ab0 T hubbub1_program_stutter_watermarks
-ffffffff82015f10 T hubbub1_program_pstate_watermarks
-ffffffff82016160 T hubbub1_program_watermarks
-ffffffff82016290 T hubbub1_update_dchub
-ffffffff820164c0 T hubbub1_toggle_watermark_change_req
-ffffffff82016560 T hubbub1_soft_reset
-ffffffff820165a0 T hubbub1_construct
-ffffffff82016600 t hubbub1_get_dcc_compression_cap
-ffffffff82016820 t hubbub1_dcc_support_swizzle
-ffffffff820168b0 t hubbub1_dcc_support_pixel_format
-ffffffff82017000 T hubp1_set_blank
-ffffffff82017110 T hubp1_clear_underflow
-ffffffff82017160 T hubp1_vready_workaround
-ffffffff820171f0 T hubp1_program_tiling
-ffffffff82017460 T hubp1_program_size
-ffffffff820175f0 T hubp1_program_rotation
-ffffffff82017760 T hubp1_program_pixel_format
-ffffffff82017d30 T hubp1_program_surface_flip_and_addr
-ffffffff820184c0 T hubp1_dcc_control
-ffffffff82018580 T hubp1_program_surface_config
-ffffffff82018690 T hubp1_program_requestor
-ffffffff82018a60 T hubp1_program_deadline
-ffffffff82019160 T hubp1_is_flip_pending
-ffffffff82019270 T min_set_viewport
-ffffffff82019560 T hubp1_read_state_common
-ffffffff8201a200 T hubp1_read_state
-ffffffff8201a4d0 T hubp1_get_cursor_pitch
-ffffffff8201a570 T hubp1_cursor_set_attributes
-ffffffff8201a820 T hubp1_cursor_set_position
-ffffffff8201ab80 T hubp1_clk_cntl
-ffffffff8201abd0 T hubp1_vtg_sel
-ffffffff8201ac10 T hubp1_in_blank
-ffffffff8201ac80 T hubp1_soft_reset
-ffffffff8201acc0 T hubp1_set_flip_int
-ffffffff8201ad10 T hubp1_init
-ffffffff8201ad40 T dcn10_hubp_construct
-ffffffff8201adb0 t hubp1_setup
-ffffffff8201ae70 t hubp1_setup_interdependent
-ffffffff8201b1e0 t hubp1_set_vm_system_aperture_settings
-ffffffff8201b400 t hubp1_set_vm_context0_settings
-ffffffff8201b6e0 t hubp1_set_hubp_blank_en
-ffffffff8201b720 t hubp1_disconnect
-ffffffff8201b7b0 t hubp1_disable_control
-ffffffff8201b7f0 t hubp1_get_underflow_status
-ffffffff8201b860 t hubp1_wait_pipe_read_start
-ffffffff8201c000 T dcn10_lock_all_pipes
-ffffffff8201c100 T dcn10_log_hw_state
-ffffffff8201dd10 T dcn10_did_underflow_occur
-ffffffff8201ddb0 T dcn10_enable_power_gating_plane
-ffffffff8201df50 T dcn10_disable_vga
-ffffffff8201e140 T dcn10_dpp_pg_control
-ffffffff8201e390 T dcn10_hubp_pg_control
-ffffffff8201e5e0 T dcn10_bios_golden_init
-ffffffff8201e740 T dcn10_enable_stream_timing
-ffffffff8201eb30 T dcn10_verify_allow_pstate_change_high
-ffffffff8201ee90 T dcn10_plane_atomic_disconnect
-ffffffff8201efc0 T dcn10_plane_atomic_power_down
-ffffffff8201f100 T dcn10_plane_atomic_disable
-ffffffff8201f260 T dcn10_disable_plane
-ffffffff8201f420 T dcn10_init_pipes
-ffffffff8201fb20 T dcn10_init_hw
-ffffffff82020110 T dcn10_power_down_on_boot
-ffffffff820202b0 T dcn10_reset_hw_ctx_wrap
-ffffffff820205d0 T dcn10_update_plane_addr
-ffffffff820206f0 T dcn10_set_input_transfer_func
-ffffffff82020860 T dcn10_set_output_transfer_func
-ffffffff82020920 T dcn10_pipe_control_lock
-ffffffff820209f0 T dcn10_cursor_lock
-ffffffff82020bb0 T dcn10_enable_vblanks_synchronization
-ffffffff82021330 T dcn10_enable_timing_synchronization
-ffffffff820216f0 T dcn10_enable_per_frame_crtc_position_reset
-ffffffff820218d0 T dcn10_program_gamut_remap
-ffffffff82021ad0 T dcn10_program_output_csc
-ffffffff82021c00 T dcn10_update_visual_confirm_color
-ffffffff82021d00 T dcn10_update_mpcc
-ffffffff82021f80 T dcn10_blank_pixel_data
-ffffffff820220c0 T dcn10_set_hdr_multiplier
-ffffffff82022150 T dcn10_program_pipe
-ffffffff82022d10 T dcn10_wait_for_pending_cleared
-ffffffff82022e10 T dcn10_post_unlock_program_front_end
-ffffffff820230c0 T dcn10_prepare_bandwidth
-ffffffff82023270 T dcn10_optimize_bandwidth
-ffffffff82023420 T dcn10_set_drr
-ffffffff82023520 T dcn10_get_position
-ffffffff820235b0 T dcn10_set_static_screen_control
-ffffffff82023650 T dcn10_setup_stereo
-ffffffff820237b0 T dcn10_wait_for_mpcc_disconnect
-ffffffff82023960 T dcn10_dummy_display_power_gating
-ffffffff82023990 T dcn10_update_pending_status
-ffffffff82023ad0 T dcn10_update_dchub
-ffffffff82023b00 T dcn10_set_cursor_position
-ffffffff82024040 T dcn10_set_cursor_attribute
-ffffffff82024090 T dcn10_set_cursor_sdr_white_level
-ffffffff82024160 T dcn10_get_vupdate_offset_from_vsync
-ffffffff820241f0 T dcn10_calc_vupdate_position
-ffffffff82024280 T dcn10_setup_periodic_interrupt
-ffffffff82024390 T dcn10_setup_vupdate_interrupt
-ffffffff82024450 T dcn10_unblank_stream
-ffffffff82024560 T dcn10_send_immediate_sdp_message
-ffffffff820245c0 T dcn10_set_clock
-ffffffff820246d0 T dcn10_get_clock
-ffffffff82024730 T dcn10_get_dcc_en_bits
-ffffffff82025000 T snprintf_count
-ffffffff82025090 T dcn10_clear_status_bits
-ffffffff82025240 T dcn10_get_hw_state
-ffffffff82027000 T dcn10_hw_sequencer_construct
-ffffffff82028000 T dcn10_ipp_construct
-ffffffff82028050 T dcn20_ipp_construct
-ffffffff820280a0 t dcn10_ipp_destroy
-ffffffff82029000 T dcn10_link_encoder_set_dp_phy_pattern_training_pattern
-ffffffff820290b0 T dcn10_get_dig_frontend
-ffffffff82029170 T enc1_configure_encoder
-ffffffff820291f0 T dcn10_psr_program_dp_dphy_fast_training
-ffffffff82029270 T dcn10_psr_program_secondary_packet
-ffffffff820292f0 T dcn10_is_dig_enabled
-ffffffff82029350 T dcn10_link_encoder_validate_dvi_output
-ffffffff82029400 T dcn10_link_encoder_validate_dp_output
-ffffffff82029440 T dcn10_link_encoder_construct
-ffffffff82029630 T dcn10_link_encoder_validate_output_with_stream
-ffffffff82029820 T dcn10_link_encoder_hw_init
-ffffffff82029a20 T dcn10_aux_initialize
-ffffffff82029ab0 T dcn10_link_encoder_destroy
-ffffffff82029b00 T dcn10_link_encoder_setup
-ffffffff82029c50 T dcn10_link_encoder_enable_tmds_output
-ffffffff82029d40 T dcn10_link_encoder_enable_tmds_output_with_clk_pattern_wa
-ffffffff82029e60 T dcn10_link_encoder_enable_dp_output
-ffffffff82029fe0 T dcn10_link_encoder_enable_dp_mst_output
-ffffffff8202a160 T dcn10_link_encoder_disable_output
-ffffffff8202a340 T dcn10_link_encoder_dp_set_lane_settings
-ffffffff8202a4e0 T dcn10_link_encoder_dp_set_phy_pattern
-ffffffff8202ac00 t set_dp_phy_pattern_hbr2_compliance_cp2520_2
-ffffffff8202ae00 T dcn10_link_encoder_update_mst_stream_allocation_table
-ffffffff8202b0e0 T dcn10_link_encoder_connect_dig_be_to_fe
-ffffffff8202b220 T dcn10_link_encoder_enable_hpd
-ffffffff8202b260 T dcn10_link_encoder_disable_hpd
-ffffffff8202b2a0 T dcn10_get_dig_mode
-ffffffff8202b310 T dcn10_link_encoder_get_max_link_cap
-ffffffff8202b390 t program_pattern_symbols
-ffffffff8202c000 T mpc1_set_bg_color
-ffffffff8202c1e0 T mpc1_get_mpcc
-ffffffff8202c270 T mpc1_update_stereo_mix
-ffffffff8202c3a0 T mpc1_assert_idle_mpcc
-ffffffff8202c470 T mpc1_get_mpcc_for_dpp
-ffffffff8202c520 T mpc1_is_mpcc_idle
-ffffffff8202c610 T mpc1_assert_mpcc_idle_before_connect
-ffffffff8202c750 T mpc1_insert_plane
-ffffffff8202cca0 T mpc1_remove_mpcc
-ffffffff8202d060 T mpc1_mpc_init
-ffffffff8202d380 T mpc1_mpc_init_single_inst
-ffffffff8202d570 T mpc1_init_mpcc_list_from_hw
-ffffffff8202d840 T mpc1_read_mpcc_state
-ffffffff8202d9d0 T mpc1_cursor_lock
-ffffffff8202da50 T mpc1_get_mpc_out_mux
-ffffffff8202dad0 T dcn10_mpc_construct
-ffffffff8202dc50 t mpc1_update_blending
-ffffffff8202e000 T opp1_program_bit_depth_reduction
-ffffffff8202e400 T opp1_set_dyn_expansion
-ffffffff8202e570 T opp1_program_fmt
-ffffffff8202e870 T opp1_program_stereo
-ffffffff8202e9a0 T opp1_pipe_clock_control
-ffffffff8202e9e0 T opp1_destroy
-ffffffff8202ea30 T dcn10_opp_construct
-ffffffff8202f000 T optc1_program_global_sync
-ffffffff8202f150 T optc1_setup_vertical_interrupt0
-ffffffff8202f1e0 T optc1_setup_vertical_interrupt1
-ffffffff8202f250 T optc1_setup_vertical_interrupt2
-ffffffff8202f2c0 T optc1_program_timing
-ffffffff8202f970 T optc1_is_two_pixels_per_containter
-ffffffff8202f9c0 T optc1_set_vtg_params
-ffffffff8202fb00 T optc1_set_blank_data_double_buffer
-ffffffff8202fb40 T optc1_set_timing_double_buffer
-ffffffff8202fb80 T optc1_set_blank
-ffffffff8202fc60 T optc1_is_blanked
-ffffffff8202fce0 T optc1_enable_optc_clock
-ffffffff8202ff00 T optc1_disable_crtc
-ffffffff8202fff0 T optc1_program_blank_color
-ffffffff820300a0 T optc1_validate_timing
-ffffffff820301a0 T optc1_get_vblank_counter
-ffffffff82030200 T optc1_lock
-ffffffff820302f0 T optc1_unlock
-ffffffff82030360 T optc1_get_position
-ffffffff820303e0 T optc1_is_counter_moving
-ffffffff82030460 T optc1_did_triggered_reset_occur
-ffffffff82030500 T optc1_disable_reset_trigger
-ffffffff820305c0 T optc1_enable_reset_trigger
-ffffffff820306d0 T optc1_enable_crtc_reset
-ffffffff82030830 T optc1_wait_for_state
-ffffffff82030900 T optc1_set_early_control
-ffffffff82030930 T optc1_set_static_screen_control
-ffffffff820309d0 T optc1_set_drr
-ffffffff82030c00 T optc1_set_vtotal_min_max
-ffffffff82030ca0 T optc1_get_crtc_scanoutpos
-ffffffff82030db0 T optc1_program_stereo
-ffffffff82030fb0 T optc1_is_stereo_left_eye
-ffffffff82031020 T optc1_get_hw_timing
-ffffffff82031140 T optc1_read_otg_state
-ffffffff82031450 T optc1_get_otg_active_size
-ffffffff82031560 T optc1_clear_optc_underflow
-ffffffff820315b0 T optc1_tg_init
-ffffffff82031660 T optc1_is_tg_enabled
-ffffffff820316d0 T optc1_is_optc_underflow_occurred
-ffffffff82031740 T optc1_configure_crc
-ffffffff820319d0 T optc1_get_crc
-ffffffff82031ae0 T dcn10_timing_generator_init
-ffffffff82031b50 t optc1_enable_crtc
-ffffffff82031c50 t optc1_set_test_pattern
-ffffffff82032330 t optc1_program_manual_trigger
-ffffffff820323e0 t optc1_setup_manual_trigger
-ffffffff82033000 T dcn10_find_first_free_match_stream_enc_for_link
-ffffffff820330b0 T dcn10_create_resource_pool
-ffffffff82034260 t dcn10_resource_construct_fp
-ffffffff820343e0 t dcn10_resource_destruct
-ffffffff820346f0 t dcn10_destroy_resource_pool
-ffffffff82034750 t dcn10_panel_cntl_create
-ffffffff820347e0 t dcn10_link_encoder_create
-ffffffff820348e0 t dcn10_validate_bandwidth
-ffffffff82034960 t dcn10_validate_global
-ffffffff82034b40 t dcn10_acquire_idle_pipe_for_layer
-ffffffff82034c80 t dcn10_validate_plane
-ffffffff82034cd0 t dcn10_add_stream_to_ctx
-ffffffff82034e90 t dcn10_patch_unknown_plane_state
-ffffffff82034ef0 t read_dce_straps
-ffffffff82034f20 t create_audio
-ffffffff82034f50 t dcn10_stream_encoder_create
-ffffffff82034ff0 t dcn10_hwseq_create
-ffffffff820350a0 t dcn10_get_dcc_compression_cap
-ffffffff82036000 T enc1_update_generic_info_packet
-ffffffff82036430 T enc1_stream_encoder_dp_set_stream_attribute
-ffffffff82036900 T enc1_stream_encoder_set_stream_attribute_helper
-ffffffff82036980 T enc1_stream_encoder_hdmi_set_stream_attribute
-ffffffff82036f70 T enc1_stream_encoder_dvi_set_stream_attribute
-ffffffff82037100 T enc1_stream_encoder_set_throttled_vcp_size
-ffffffff82037320 T enc1_stream_encoder_update_dp_info_packets
-ffffffff820374c0 T enc1_stream_encoder_send_immediate_sdp_message
-ffffffff820378d0 T enc1_stream_encoder_stop_dp_info_packets
-ffffffff82037aa0 T enc1_stream_encoder_dp_blank
-ffffffff82037c10 T enc1_stream_encoder_dp_unblank
-ffffffff82037e20 T enc1_stream_encoder_set_avmute
-ffffffff82037e60 T enc1_reset_hdmi_stream_attribute
-ffffffff82037f30 T get_audio_clock_info
-ffffffff82038020 T enc1_se_enable_audio_clock
-ffffffff82038080 T enc1_se_enable_dp_audio
-ffffffff82038150 T enc1_se_audio_mute_control
-ffffffff820381a0 T enc1_se_dp_audio_setup
-ffffffff820381b0 t enc1_se_audio_setup
-ffffffff82038340 T enc1_se_dp_audio_enable
-ffffffff82038590 T enc1_se_dp_audio_disable
-ffffffff82038700 T enc1_se_hdmi_audio_setup
-ffffffff82038bd0 T enc1_se_hdmi_audio_disable
-ffffffff82038c60 T enc1_setup_stereo_sync
-ffffffff82038ce0 T enc1_dig_connect_to_otg
-ffffffff82038d20 T enc1_dig_source_otg
-ffffffff82038d90 T enc1_stream_encoder_dp_get_pixel_format
-ffffffff82038e80 T dcn10_stream_encoder_construct
-ffffffff82038ee0 t enc1_stream_encoder_update_hdmi_info_packets
-ffffffff82039290 t enc1_stream_encoder_stop_hdmi_info_packets
-ffffffff8203a000 T dccg2_update_dpp_dto
-ffffffff8203a160 T dccg2_get_dccg_ref_freq
-ffffffff8203a220 T dccg2_set_fifo_errdet_ovr_en
-ffffffff8203a260 T dccg2_otg_add_pixel
-ffffffff8203a300 T dccg2_otg_drop_pixel
-ffffffff8203a3a0 T dccg2_init
-ffffffff8203a3d0 T dccg2_create
-ffffffff8203a480 T dcn_dccg_destroy
-ffffffff8203b000 T dpp20_read_state
-ffffffff8203b1d0 T dpp2_power_on_obuf
-ffffffff8203b2a0 T dpp2_dummy_program_input_lut
-ffffffff8203b2d0 T dscl2_calc_lb_num_partitions
-ffffffff8203b3f0 T dpp2_cnv_set_alpha_keyer
-ffffffff8203b670 T dpp2_set_cursor_attributes
-ffffffff8203b7d0 T oppn20_dummy_program_regamma_pwl
-ffffffff8203b800 T dpp2_construct
-ffffffff8203b880 t dpp2_cnv_setup
-ffffffff8203d000 T dpp2_set_degamma_pwl
-ffffffff8203d3b0 T dpp2_set_degamma
-ffffffff8203d560 T dpp2_cm_set_gamut_remap
-ffffffff8203d790 T dpp2_program_input_csc
-ffffffff8203d9c0 T dpp20_program_blnd_lut
-ffffffff8203e110 T dpp20_program_shaper
-ffffffff820400a0 T dpp20_program_3dlut
-ffffffff820407a0 t dpp20_set3dlut_ram12
-ffffffff82040970 T dpp2_set_hdr_multiplier
-ffffffff82041000 t dsc2_get_enc_caps
-ffffffff82041080 t dsc2_read_state
-ffffffff82041230 t dsc2_validate_stream
-ffffffff82041290 t dsc2_set_config
-ffffffff82042620 t dsc2_get_packed_pps
-ffffffff820427c0 t dsc2_enable
-ffffffff82042970 t dsc2_disable
-ffffffff82042af0 t dsc2_disconnect
-ffffffff82042b60 T dsc2_construct
-ffffffff82042bb0 t dsc_prepare_config
-ffffffff82043270 t dsc_log_pps
-ffffffff82044000 T dwb2_config_dwb_cnv
-ffffffff820441f0 T dwb2_disable
-ffffffff82044300 T dwb2_is_enabled
-ffffffff820443a0 T dwb2_set_stereo
-ffffffff82044490 T dwb2_set_new_content
-ffffffff82044500 T dwb2_set_scaler
-ffffffff82044890 t dwb2_get_caps
-ffffffff82044970 t dwb2_enable
-ffffffff82044ad0 t dwb2_update
-ffffffff82044c30 t dwb2_set_warmup
-ffffffff82044da0 T dcn20_dwbc_construct
-ffffffff82045000 T dwb_program_horz_scalar
-ffffffff820454c0 t wbscl_get_filter_coeffs_16p
-ffffffff82045990 t wbscl_set_scaler_filter
-ffffffff82045ba0 T dwb_program_vert_scalar
-ffffffff82047000 T hubbub2_dcc_support_swizzle
-ffffffff820470c0 T hubbub2_dcc_support_pixel_format
-ffffffff82047110 T hubbub2_get_dcc_compression_cap
-ffffffff82047350 T hubbub2_init_vm_ctx
-ffffffff820474a0 T hubbub2_init_dchub_sys_ctx
-ffffffff820476f0 T hubbub2_update_dchub
-ffffffff820478f0 T hubbub2_wm_read_state
-ffffffff82047c80 T hubbub2_get_dchub_ref_freq
-ffffffff82047d60 T hubbub2_read_state
-ffffffff82047eb0 T hubbub2_construct
-ffffffff82047f10 t hubbub2_program_watermarks
-ffffffff82049000 T hubp2_set_vm_system_aperture_settings
-ffffffff820491e0 T hubp2_program_deadline
-ffffffff82049930 T hubp2_vready_at_or_After_vsync
-ffffffff820499d0 T hubp2_setup_interdependent
-ffffffff82049e40 T hubp2_program_size
-ffffffff82049fd0 T hubp2_program_rotation
-ffffffff8204a140 T hubp2_dcc_control
-ffffffff8204a200 T hubp2_program_pixel_format
-ffffffff8204a7d0 T hubp2_program_surface_config
-ffffffff8204aa10 T hubp2_get_lines_per_chunk
-ffffffff8204aad0 T hubp2_cursor_set_attributes
-ffffffff8204ae90 T hubp2_dmdata_set_attributes
-ffffffff8204b270 T hubp2_dmdata_load
-ffffffff8204b300 T hubp2_dmdata_status_done
-ffffffff8204b370 T hubp2_program_surface_flip_and_addr
-ffffffff8204bac0 T hubp2_enable_triplebuffer
-ffffffff8204bb90 T hubp2_is_triplebuffer_enabled
-ffffffff8204bc10 T hubp2_set_flip_control_surface_gsl
-ffffffff8204bc60 T hubp2_is_flip_pending
-ffffffff8204bd70 T hubp2_set_blank
-ffffffff8204bdd0 T hubp2_set_blank_regs
-ffffffff8204bed0 T hubp2_cursor_set_position
-ffffffff8204c2f0 T hubp2_clk_cntl
-ffffffff8204c340 T hubp2_vtg_sel
-ffffffff8204c380 T hubp2_clear_underflow
-ffffffff8204c3d0 T hubp2_read_state_common
-ffffffff8204cfd0 T hubp2_read_state
-ffffffff8204d2a0 T hubp2_construct
-ffffffff8204d310 t hubp2_setup
-ffffffff8204d7c0 t hubp2_validate_dml_output
-ffffffff8204f000 T dcn20_set_flip_control_gsl
-ffffffff8204f050 T dcn20_enable_power_gating_plane
-ffffffff8204f410 T dcn20_dccg_init
-ffffffff8204f490 T dcn20_disable_vga
-ffffffff8204f550 T dcn20_program_triple_buffer
-ffffffff8204f5a0 T dcn20_init_blank
-ffffffff8204f790 T dcn20_dsc_pg_control
-ffffffff8204fba0 T dcn20_dpp_pg_control
-ffffffff8204fe50 T dcn20_hubp_pg_control
-ffffffff82050100 T dcn20_plane_atomic_disable
-ffffffff82050250 t dcn20_setup_gsl_group_as_lock
-ffffffff820504d0 T dcn20_disable_plane
-ffffffff82050670 T dcn20_disable_pixel_data
-ffffffff82050690 T dcn20_blank_pixel_data
-ffffffff82050870 T dcn20_enable_stream_timing
-ffffffff82050e50 T dcn20_program_output_csc
-ffffffff82050f40 T dcn20_set_output_transfer_func
-ffffffff820510b0 T dcn20_set_blend_lut
-ffffffff82051120 T dcn20_set_shaper_3dlut
-ffffffff820511e0 T dcn20_set_input_transfer_func
-ffffffff820513a0 T dcn20_update_odm
-ffffffff82051490 T dcn20_pipe_control_lock
-ffffffff820517d0 T dcn20_program_front_end_for_ctx
-ffffffff820523a0 t dcn20_program_pipe
-ffffffff82052e40 T dcn20_post_unlock_program_front_end
-ffffffff820531d0 T dcn20_prepare_bandwidth
-ffffffff82053320 T dcn20_optimize_bandwidth
-ffffffff82053500 T dcn20_update_bandwidth
-ffffffff820537c0 T dcn20_enable_writeback
-ffffffff82053910 T dcn20_disable_writeback
-ffffffff820539a0 T dcn20_wait_for_blank_complete
-ffffffff82053a30 T dcn20_dmdata_status_done
-ffffffff82053a80 T dcn20_disable_stream_gating
-ffffffff82053b30 T dcn20_enable_stream_gating
-ffffffff82053bd0 T dcn20_set_dmdata_attributes
-ffffffff82053c90 T dcn20_init_vm_ctx
-ffffffff82053d50 T dcn20_init_sys_ctx
-ffffffff82053e00 T dcn20_update_plane_addr
-ffffffff82053f40 T dcn20_unblank_stream
-ffffffff820540c0 T dcn20_setup_vupdate_interrupt
-ffffffff82054130 T dcn20_reset_hw_ctx_wrap
-ffffffff820544d0 T dcn20_update_visual_confirm_color
-ffffffff820545e0 T dcn20_update_mpcc
-ffffffff82054860 T dcn20_enable_stream
-ffffffff82054a30 T dcn20_program_dmdata_engine
-ffffffff82054ad0 T dcn20_fpga_init_hw
-ffffffff820550d0 T dcn20_optimize_timing_for_fsft
-ffffffff82055110 T dcn20_set_disp_pattern_generator
-ffffffff82056000 T dcn20_hw_sequencer_construct
-ffffffff82057000 T enc2_fec_set_enable
-ffffffff82057090 T enc2_fec_set_ready
-ffffffff820570d0 T enc2_fec_is_active
-ffffffff82057140 T link_enc2_read_state
-ffffffff820571f0 T dcn20_link_encoder_enable_dp_output
-ffffffff82057300 T dcn20_link_encoder_get_max_link_cap
-ffffffff820573b0 T dcn20_link_encoder_is_in_alt_mode
-ffffffff82057430 T enc2_hw_init
-ffffffff82057510 T dcn20_link_encoder_construct
-ffffffff82058000 T mmhubbub2_config_mcif_irq
-ffffffff82058130 T mmhubbub2_enable_mcif
-ffffffff82058170 T mmhubbub2_disable_mcif
-ffffffff820581b0 T mcifwb2_dump_frame
-ffffffff820582c0 t mmhubbub2_config_mcif_buf
-ffffffff82058910 t mmhubbub2_config_mcif_arb
-ffffffff82058d20 T dcn20_mmhubbub_construct
-ffffffff82059000 T mpc2_update_blending
-ffffffff820592a0 T mpc2_set_denorm
-ffffffff82059310 T mpc2_set_denorm_clamp
-ffffffff82059460 T mpc2_set_output_csc
-ffffffff82059650 T mpc2_set_ocsc_default
-ffffffff82059830 T mpc20_power_on_ogam_lut
-ffffffff820598b0 T mpc2_set_output_gamma
-ffffffff8205a070 T mpc2_assert_idle_mpcc
-ffffffff8205a180 T mpc2_assert_mpcc_idle_before_connect
-ffffffff8205a3d0 t mpc2_get_mpcc_for_dpp
-ffffffff8205a490 T dcn20_mpc_construct
-ffffffff8205b000 T opp2_set_disp_pattern_generator
-ffffffff8205b810 T opp2_dpg_set_blank_color
-ffffffff8205b990 T opp2_program_dpg_dimensions
-ffffffff8205ba20 T opp2_dpg_is_blanked
-ffffffff8205bae0 T opp2_program_left_edge_extra_pixel
-ffffffff8205bb30 T dcn20_opp_construct
-ffffffff8205c000 T optc2_enable_crtc
-ffffffff8205c100 T optc2_set_gsl
-ffffffff8205c1f0 T optc2_set_gsl_source_select
-ffffffff8205c2b0 T optc2_set_dsc_config
-ffffffff8205c380 T optc2_get_dsc_status
-ffffffff8205c3c0 T optc2_is_two_pixels_per_containter
-ffffffff8205c3d0 T optc2_set_odm_bypass
-ffffffff8205c510 T optc2_set_odm_combine
-ffffffff8205c700 T optc2_get_optc_source
-ffffffff8205c7d0 T optc2_triplebuffer_lock
-ffffffff8205c8f0 T optc2_triplebuffer_unlock
-ffffffff8205c9a0 T optc2_lock_doublebuffer_enable
-ffffffff8205cb80 T optc2_lock_doublebuffer_disable
-ffffffff8205cc60 T optc2_setup_manual_trigger
-ffffffff8205cd80 T optc2_program_manual_trigger
-ffffffff8205cdf0 T optc2_configure_crc
-ffffffff8205ce80 T optc2_get_last_used_drr_vtotal
-ffffffff8205cec0 T dcn20_timing_generator_init
-ffffffff8205cf30 t optc2_set_dwb_source
-ffffffff8205cfc0 t optc2_align_vblanks
-ffffffff8205e000 T dcn20_dpp_destroy
-ffffffff8205e050 T dcn20_dpp_create
-ffffffff8205e120 T dcn20_ipp_create
-ffffffff8205e1e0 T dcn20_opp_create
-ffffffff8205e2a0 T dcn20_aux_engine_create
-ffffffff8205e340 T dcn20_i2c_hw_create
-ffffffff8205e3d0 T dcn20_mpc_create
-ffffffff8205e460 T dcn20_hubbub_create
-ffffffff8205e530 T dcn20_timing_generator_create
-ffffffff8205e5d0 T dcn20_link_encoder_create
-ffffffff8205e6d0 T dcn20_stream_encoder_create
-ffffffff8205e790 T dcn20_hwseq_create
-ffffffff8205e800 T dcn20_clock_source_destroy
-ffffffff8205e850 T dcn20_dsc_create
-ffffffff8205e910 T dcn20_dsc_destroy
-ffffffff8205e960 T dcn20_hubp_create
-ffffffff8205ea30 T dcn20_build_mapped_resource
-ffffffff8205ec50 T dcn20_acquire_dsc
-ffffffff8205ed90 T dcn20_release_dsc
-ffffffff8205ee00 T dcn20_add_dsc_to_stream_resource
-ffffffff8205ef50 T dcn20_add_stream_to_ctx
-ffffffff8205f0e0 T dcn20_remove_stream_from_ctx
-ffffffff8205f1e0 T dcn20_split_stream_for_odm
-ffffffff8205f690 T dcn20_split_stream_for_mpc
-ffffffff8205f810 T dcn20_calc_max_scaled_time
-ffffffff8205f890 T dcn20_set_mcif_arb_params
-ffffffff8205fa00 T dcn20_validate_dsc
-ffffffff8205fb90 T dcn20_find_secondary_pipe
-ffffffff8205fd70 T dcn20_merge_pipes_for_validate
-ffffffff82060010 T dcn20_validate_apply_pipe_split_flags
-ffffffff82060800 T dcn20_fast_validate_bw
-ffffffff82060d10 T dcn20_validate_bandwidth
-ffffffff82060d90 T dcn20_acquire_idle_pipe_for_layer
-ffffffff82060ea0 T dcn20_get_dcc_compression_cap
-ffffffff82060ed0 T dcn20_patch_unknown_plane_state
-ffffffff82060f30 T dcn20_dwbc_create
-ffffffff82061050 T dcn20_mmhubbub_create
-ffffffff820611b0 T dcn20_create_resource_pool
-ffffffff82062a00 t dcn20_resource_destruct
-ffffffff82062ea0 t dcn20_destroy_resource_pool
-ffffffff82062f00 t dcn20_panel_cntl_create
-ffffffff82062f90 t read_dce_straps
-ffffffff82062fc0 t dcn20_create_audio
-ffffffff82063000 T enc2_set_dynamic_metadata
-ffffffff82063280 T enc2_stream_encoder_dp_unblank
-ffffffff820635b0 T enc2_stream_encoder_dp_set_stream_attribute
-ffffffff82063610 T enc2_get_fifo_cal_average_level
-ffffffff82063670 T dcn20_stream_encoder_construct
-ffffffff820636d0 t enc2_stream_encoder_update_hdmi_info_packets
-ffffffff820637a0 t enc2_stream_encoder_stop_hdmi_info_packets
-ffffffff82063aa0 t enc2_stream_encoder_update_dp_info_packets
-ffffffff82063b50 t enc2_read_state
-ffffffff82063cd0 t enc2_dp_set_dsc_config
-ffffffff82063da0 t enc2_dp_set_dsc_pps_info_packet
-ffffffff82064270 t enc2_dp_set_odm_combine
-ffffffff820642b0 t enc2_update_hdmi_info_packet
-ffffffff82065000 T dcn20_vmid_setup
-ffffffff82066000 T dccg201_create
-ffffffff820660b0 t dccg201_update_dpp_dto
-ffffffff82067000 T dpp201_construct
-ffffffff82067080 t dpp201_get_optimal_number_of_taps
-ffffffff82067460 t dpp201_cnv_setup
-ffffffff82068000 T hubbub201_construct
-ffffffff82068060 t hubbub201_program_watermarks
-ffffffff82069000 T dcn201_hubp_construct
-ffffffff82069070 t hubp201_setup
-ffffffff82069360 t hubp201_program_surface_config
-ffffffff8206a000 T dcn201_update_plane_addr
-ffffffff8206a2a0 T dcn201_init_blank
-ffffffff8206a3e0 T dcn201_init_hw
-ffffffff8206aca0 T dcn201_plane_atomic_disconnect
-ffffffff8206ae10 T dcn201_update_mpcc
-ffffffff8206b0b0 T dcn201_pipe_control_lock
-ffffffff8206b1b0 T dcn201_set_cursor_attribute
-ffffffff8206b240 T dcn201_set_dmdata_attributes
-ffffffff8206b350 T dcn201_unblank_stream
-ffffffff8206c000 T dcn201_hw_sequencer_construct
-ffffffff8206d000 T dcn201_link_encoder_construct
-ffffffff8206d1a0 t dcn201_link_encoder_is_in_alt_mode
-ffffffff8206d210 t dcn201_link_encoder_get_max_link_cap
-ffffffff8206e000 t mpc201_set_out_rate_control
-ffffffff8206e130 T dcn201_mpc_construct
-ffffffff8206f000 T dcn201_opp_construct
-ffffffff82070000 T optc201_is_two_pixels_per_containter
-ffffffff82070010 T dcn201_timing_generator_init
-ffffffff82070080 t optc201_validate_timing
-ffffffff82070180 t optc201_triplebuffer_unlock
-ffffffff82070230 t optc201_triplebuffer_lock
-ffffffff82070350 t optc201_get_optc_source
-ffffffff82071000 T dcn201_create_resource_pool
-ffffffff82071a40 t dcn201_resource_destruct
-ffffffff82071d30 t dcn201_destroy_resource_pool
-ffffffff82071d90 t dcn201_link_init
-ffffffff82071de0 t dcn201_link_encoder_create
-ffffffff82071ea0 t dcn201_acquire_idle_pipe_for_layer
-ffffffff82071fb0 t dcn201_populate_dml_writeback_from_context
-ffffffff82072010 t read_dce_straps
-ffffffff82072040 t dcn201_create_audio
-ffffffff82072070 t dcn201_stream_encoder_create
-ffffffff82072110 t dcn201_hwseq_create
-ffffffff82072180 t dcn201_get_dcc_compression_cap
-ffffffff82073000 T dccg21_update_dpp_dto
-ffffffff82073120 T dccg21_create
-ffffffff82074000 T dcn21_dchvm_init
-ffffffff82074200 T hubbub21_init_dchub
-ffffffff820743e0 T hubbub21_program_urgent_watermarks
-ffffffff82074bd0 T hubbub21_program_stutter_watermarks
-ffffffff820750c0 T hubbub21_program_pstate_watermarks
-ffffffff82075360 T hubbub21_program_watermarks
-ffffffff820754c0 T hubbub21_wm_read_state
-ffffffff820757c0 T hubbub21_construct
-ffffffff82075820 t hubbub21_apply_DEDCN21_147_wa
-ffffffff82076000 T apply_DEDCN21_142_wa_for_hostvm_deadline
-ffffffff820762e0 T hubp21_program_deadline
-ffffffff82076310 T hubp21_program_requestor
-ffffffff820766b0 T hubp21_construct
-ffffffff82076720 t hubp21_setup
-ffffffff82076780 t hubp21_set_viewport
-ffffffff82076a70 t hubp21_program_surface_flip_and_addr
-ffffffff82077390 t hubp21_set_vm_system_aperture_settings
-ffffffff820774c0 t hubp21_init
-ffffffff820774f0 t hubp21_validate_dml_output
-ffffffff82079000 T dcn21_init_sys_ctx
-ffffffff82079110 T dcn21_s0i3_golden_init_wa
-ffffffff82079170 T dcn21_exit_optimized_pwr_state
-ffffffff82079190 T dcn21_optimize_pwr_state
-ffffffff820791c0 T dcn21_PLAT_58856_wa
-ffffffff82079220 T dcn21_set_abm_immediate_disable
-ffffffff82079340 T dcn21_set_pipe
-ffffffff82079450 T dcn21_set_backlight_level
-ffffffff82079620 T dcn21_is_abm_supported
-ffffffff8207a000 T dcn21_hw_sequencer_construct
-ffffffff8207b000 T dcn21_link_encoder_enable_dp_output
-ffffffff8207b140 t dcn21_link_encoder_acquire_phy
-ffffffff8207b320 T dcn21_link_encoder_construct
-ffffffff8207b510 t dcn21_link_encoder_enable_dp_mst_output
-ffffffff8207b580 t dcn21_link_encoder_disable_output
-ffffffff8207c000 T dcn21_fast_validate_bw
-ffffffff8207c660 T dcn21_create_resource_pool
-ffffffff8207d9c0 t dcn21_resource_destruct
-ffffffff8207de60 t dcn21_destroy_resource_pool
-ffffffff8207dec0 t dcn21_panel_cntl_create
-ffffffff8207df50 t dcn21_link_encoder_create
-ffffffff8207e050 t dcn21_validate_bandwidth
-ffffffff8207e0e0 t dcn21_patch_unknown_plane_state
-ffffffff8207e130 t dcn21_get_panel_config_defaults
-ffffffff8207e1a0 t read_dce_straps
-ffffffff8207e1d0 t dcn21_create_audio
-ffffffff8207e200 t dcn21_stream_encoder_create
-ffffffff8207e2a0 t dcn21_hwseq_create
-ffffffff8207f000 T afmt3_setup_hdmi_audio
-ffffffff8207f1d0 T afmt3_se_audio_setup
-ffffffff8207f390 T afmt3_audio_mute_control
-ffffffff8207f400 T afmt3_audio_info_immediate_update
-ffffffff8207f440 T afmt3_setup_dp_audio
-ffffffff8207f530 T afmt3_construct
-ffffffff82080000 T cm_helper_program_gamcor_xfer_func
-ffffffff820803a0 T cm3_helper_translate_curve_to_hw_format
-ffffffff82080fa0 T cm3_helper_convert_to_custom_float
-ffffffff820813f0 T cm3_helper_translate_curve_to_degamma_hw_format
-ffffffff82081c60 T is_rgb_equal
-ffffffff82082000 T dccg3_create
-ffffffff820820b0 T dccg30_create
-ffffffff82083000 T dcn30_link_encoder_validate_output_with_stream
-ffffffff82083010 T dcn30_link_encoder_construct
-ffffffff82083230 T enc3_hw_init
-ffffffff82084000 T enc3_stream_encoder_update_hdmi_info_packets
-ffffffff82084100 t enc3_update_hdmi_info_packet
-ffffffff820844f0 T enc3_stream_encoder_stop_hdmi_info_packets
-ffffffff82084ab0 T enc3_dp_set_dsc_pps_info_packet
-ffffffff82084dd0 T enc3_stream_encoder_update_dp_info_packets
-ffffffff82085010 T enc3_audio_mute_control
-ffffffff82085080 T enc3_se_dp_audio_setup
-ffffffff82085100 T enc3_se_dp_audio_enable
-ffffffff820851f0 T enc3_se_hdmi_audio_setup
-ffffffff82085500 T dcn30_dio_stream_encoder_construct
-ffffffff82085570 t enc3_stream_encoder_hdmi_set_stream_attribute
-ffffffff82085b60 t enc3_stream_encoder_dvi_set_stream_attribute
-ffffffff82085d60 t enc3_read_state
-ffffffff82085ef0 t enc3_dp_set_dsc_config
-ffffffff82085fc0 t enc3_dp_set_odm_combine
-ffffffff82086000 T dpp30_read_state
-ffffffff82086050 T dpp3_program_post_csc
-ffffffff82086230 T dpp3_set_pre_degam
-ffffffff820862e0 T dpp3_cnv_setup
-ffffffff82086ba0 T dpp3_set_cursor_attributes
-ffffffff82086d20 T dpp3_get_optimal_number_of_taps
-ffffffff82087790 T dpp3_construct
-ffffffff820877f0 t dpp3_deferred_update
-ffffffff82087bc0 t dpp3_program_blnd_lut
-ffffffff82088630 t dpp3_program_shaper
-ffffffff8208a680 t dpp3_program_3dlut
-ffffffff8208ae50 t dpp3_set3dlut_ram12
-ffffffff8208c000 T dpp3_program_cm_dealpha
-ffffffff8208c0a0 T dpp3_program_cm_bias
-ffffffff8208c190 T dpp3_program_gamcor_lut
-ffffffff8208cbd0 t dpp3_power_on_gamcor_lut
-ffffffff8208cd00 T dpp3_set_hdr_multiplier
-ffffffff8208cd50 T dpp3_cm_set_gamut_remap
-ffffffff8208d000 T dwb3_config_fc
-ffffffff8208d1b0 T dwb3_set_stereo
-ffffffff8208d270 T dwb3_enable
-ffffffff8208d3a0 T dwb3_set_denorm
-ffffffff8208d4c0 T dwb3_disable
-ffffffff8208d570 T dwb3_update
-ffffffff8208d6a0 T dwb3_is_enabled
-ffffffff8208d740 T dwb3_set_new_content
-ffffffff8208d780 t dwb3_get_caps
-ffffffff8208d820 T dcn30_dwbc_construct
-ffffffff8208d870 T dwb3_set_host_read_rate_control
-ffffffff8208e000 T dwb3_ogam_set_input_transfer_func
-ffffffff8208e9d0 T dwb3_set_gamut_remap
-ffffffff8208eb30 t dwb3_program_gamut_remap
-ffffffff8208ecc0 T dwb3_program_hdr_mult
-ffffffff8208f000 T hubbub3_init_dchub_sys_ctx
-ffffffff8208f1e0 T hubbub3_program_watermarks
-ffffffff8208f2f0 T hubbub3_dcc_support_swizzle
-ffffffff8208f3c0 T hubbub3_get_dcc_compression_cap
-ffffffff8208f5b0 T hubbub3_force_wm_propagate_to_pipes
-ffffffff8208f660 T hubbub3_force_pstate_change_control
-ffffffff8208f6e0 T hubbub3_init_watermarks
-ffffffff8208fa20 T hubbub3_construct
-ffffffff82090000 T hubp3_set_vm_system_aperture_settings
-ffffffff82090130 T hubp3_program_surface_flip_and_addr
-ffffffff82090b60 T hubp3_dcc_control
-ffffffff82090c20 T hubp3_dcc_control_sienna_cichlid
-ffffffff82090d30 T hubp3_dmdata_set_attributes
-ffffffff82090f30 T hubp3_program_surface_config
-ffffffff82091230 T hubp3_read_state
-ffffffff820914a0 T hubp3_setup
-ffffffff82091530 T hubp3_init
-ffffffff82091560 T hubp3_construct
-ffffffff82092000 T dcn30_set_blend_lut
-ffffffff82092070 T dcn30_set_input_transfer_func
-ffffffff820921d0 T dcn30_set_output_transfer_func
-ffffffff820924f0 T dcn30_update_writeback
-ffffffff82092580 t dcn30_set_writeback
-ffffffff82092730 T dcn30_mmhubbub_warmup
-ffffffff820929e0 T dcn30_enable_writeback
-ffffffff82092ab0 T dcn30_disable_writeback
-ffffffff82092b90 T dcn30_program_all_writeback_pipes_in_tree
-ffffffff82092e80 T dcn30_init_hw
-ffffffff82093770 T dcn30_set_avmute
-ffffffff820937d0 T dcn30_update_info_frame
-ffffffff820938a0 T dcn30_program_dmdata_engine
-ffffffff82093940 T dcn30_apply_idle_power_optimizations
-ffffffff82093ec0 T dcn30_does_plane_fit_in_mall
-ffffffff82093f70 T dcn30_hardware_release
-ffffffff82094080 T dcn30_set_disp_pattern_generator
-ffffffff820940f0 T dcn30_prepare_bandwidth
-ffffffff82095000 T dcn30_hw_sequencer_construct
-ffffffff82096000 t mmhubbub3_warmup_mcif
-ffffffff82096210 t mmhubbub3_config_mcif_buf
-ffffffff820966c0 t mmhubbub3_config_mcif_arb
-ffffffff82096b10 T dcn30_mmhubbub_construct
-ffffffff82097000 T mpc3_is_dwb_idle
-ffffffff82097070 T mpc3_set_dwb_mux
-ffffffff820970f0 T mpc3_disable_dwb_mux
-ffffffff82097170 T mpc3_set_out_rate_control
-ffffffff82097280 T mpc3_get_ogam_current
-ffffffff82097320 T mpc3_power_on_ogam_lut
-ffffffff820973f0 T mpc3_set_output_gamma
-ffffffff82097f90 T mpc3_set_denorm
-ffffffff82098000 T mpc3_set_denorm_clamp
-ffffffff82098150 T mpc3_program_shaper
-ffffffff8209a3c0 t mpc3_power_on_shaper_3dlut
-ffffffff8209a740 T mpc3_init_mpcc
-ffffffff8209a7c0 T mpc3_set_gamut_remap
-ffffffff8209aa10 T mpc3_program_3dlut
-ffffffff8209b1a0 t mpc3_set3dlut_ram12
-ffffffff8209b380 T mpc3_set_output_csc
-ffffffff8209b4f0 T mpc3_set_ocsc_default
-ffffffff8209b660 T mpc3_set_rmu_mux
-ffffffff8209b700 T mpc3_get_rmu_mux_status
-ffffffff8209b7b0 T mpcc3_acquire_rmu
-ffffffff8209b910 t mpcc3_release_rmu
-ffffffff8209ba80 t mpc3_set_mpc_mem_lp_mode
-ffffffff8209bc10 T dcn30_mpc_construct
-ffffffff8209c000 T optc3_triplebuffer_lock
-ffffffff8209c120 T optc3_lock_doublebuffer_enable
-ffffffff8209c3b0 T optc3_lock_doublebuffer_disable
-ffffffff8209c4c0 T optc3_lock
-ffffffff8209c590 T optc3_set_out_mux
-ffffffff8209c5d0 T optc3_program_blank_color
-ffffffff8209c710 T optc3_set_drr_trigger_window
-ffffffff8209c7a0 T optc3_set_vtotal_change_limit
-ffffffff8209c810 T optc3_set_dsc_config
-ffffffff8209c860 T optc3_set_odm_bypass
-ffffffff8209c9e0 T optc3_wait_drr_doublebuffer_pending_clear
-ffffffff8209ca60 T optc3_set_vtotal_min_max
-ffffffff8209ca80 T optc3_tg_init
-ffffffff8209cae0 T dcn30_timing_generator_init
-ffffffff8209cb50 t optc3_set_odm_combine
-ffffffff8209d000 T dcn30_add_stream_to_ctx
-ffffffff8209d020 T dcn30_populate_dml_pipes_from_context
-ffffffff8209d110 T dcn30_populate_dml_writeback_from_context
-ffffffff8209d170 T dcn30_calc_max_scaled_time
-ffffffff8209d1d0 T dcn30_set_mcif_arb_params
-ffffffff8209d340 T dcn30_acquire_post_bldn_3dlut
-ffffffff8209d4c0 T dcn30_release_post_bldn_3dlut
-ffffffff8209d570 T dcn30_internal_validate_bw
-ffffffff8209e340 t dcn30_split_stream_for_mpc_or_odm
-ffffffff8209e660 T dcn30_can_support_mclk_switch_using_fw_based_vblank_stretch
-ffffffff8209e780 T dcn30_setup_mclk_switch_using_fw_based_vblank_stretch
-ffffffff8209e820 T dcn30_update_soc_for_wm_a
-ffffffff8209e870 T dcn30_calculate_wm_and_dlg
-ffffffff8209e8e0 T dcn30_validate_bandwidth
-ffffffff8209ed20 T dcn30_update_bw_bounding_box
-ffffffff8209f500 T dcn30_create_resource_pool
-ffffffff820a0ad0 t dcn30_resource_destruct
-ffffffff820a1040 t dcn30_destroy_resource_pool
-ffffffff820a10a0 t dcn30_panel_cntl_create
-ffffffff820a1130 t dcn30_link_encoder_create
-ffffffff820a11f0 t read_dce_straps
-ffffffff820a1220 t dcn30_create_audio
-ffffffff820a1250 t dcn30_stream_encoder_create
-ffffffff820a13d0 t dcn30_hwseq_create
-ffffffff820a2000 T vpg3_update_generic_info_packet
-ffffffff820a29a0 T vpg3_construct
-ffffffff820a3000 T dccg301_create
-ffffffff820a4000 T dcn301_link_encoder_construct
-ffffffff820a5000 T hubbub301_construct
-ffffffff820a6000 T dcn301_hw_sequencer_construct
-ffffffff820a7000 T dcn301_panel_cntl_construct
-ffffffff820a7050 t dcn301_panel_cntl_destroy
-ffffffff820a70a0 t dcn301_panel_cntl_hw_init
-ffffffff820a72b0 t dcn301_is_panel_backlight_on
-ffffffff820a7310 t dcn301_is_panel_powered_on
-ffffffff820a73c0 t dcn301_store_backlight_level
-ffffffff820a7460 t dcn301_get_16_bit_backlight_from_pwm
-ffffffff820a8000 T dcn301_create_resource_pool
-ffffffff820a95a0 t dcn301_destruct
-ffffffff820a9ae0 t dcn301_destroy_resource_pool
-ffffffff820a9b40 t dcn301_panel_cntl_create
-ffffffff820a9bd0 t dcn301_link_encoder_create
-ffffffff820a9c90 t dcn301_calculate_wm_and_dlg
-ffffffff820a9d00 t read_dce_straps
-ffffffff820a9d30 t dcn301_create_audio
-ffffffff820a9d60 t dcn301_stream_encoder_create
-ffffffff820a9ee0 t dcn301_hwseq_create
-ffffffff820aa000 T dcn302_dpp_pg_control
-ffffffff820aa2a0 T dcn302_hubp_pg_control
-ffffffff820aa550 T dcn302_dsc_pg_control
-ffffffff820ab000 T dcn302_hw_sequencer_construct
-ffffffff820ac000 T dcn302_update_bw_bounding_box
-ffffffff820ac050 T dcn302_create_resource_pool
-ffffffff820ad3e0 t dcn302_resource_destruct
-ffffffff820ad8f0 t dcn302_destroy_resource_pool
-ffffffff820ad940 t dcn302_panel_cntl_create
-ffffffff820ad9d0 t dcn302_link_encoder_create
-ffffffff820ada90 t read_dce_straps
-ffffffff820adac0 t dcn302_create_audio
-ffffffff820adaf0 t dcn302_stream_encoder_create
-ffffffff820adc70 t dcn302_hwseq_create
-ffffffff820ae000 T dcn303_dpp_pg_control
-ffffffff820ae030 T dcn303_hubp_pg_control
-ffffffff820ae060 T dcn303_dsc_pg_control
-ffffffff820ae090 T dcn303_enable_power_gating_plane
-ffffffff820af000 T dcn303_hw_sequencer_construct
-ffffffff820b0000 T dcn303_update_bw_bounding_box
-ffffffff820b0050 T dcn303_create_resource_pool
-ffffffff820b1290 t dcn303_resource_destruct
-ffffffff820b17b0 t dcn303_destroy_resource_pool
-ffffffff820b1800 t dcn303_panel_cntl_create
-ffffffff820b1890 t dcn303_link_encoder_create
-ffffffff820b1950 t read_dce_straps
-ffffffff820b1980 t dcn303_create_audio
-ffffffff820b19b0 t dcn303_stream_encoder_create
-ffffffff820b1b30 t dcn303_hwseq_create
-ffffffff820b2000 T afmt31_powerdown
-ffffffff820b2090 T afmt31_poweron
-ffffffff820b2120 T afmt31_construct
-ffffffff820b3000 T apg31_construct
-ffffffff820b3050 t apg31_se_audio_setup
-ffffffff820b3160 t apg31_audio_mute_control
-ffffffff820b31a0 t apg31_enable
-ffffffff820b32b0 t apg31_disable
-ffffffff820b4000 T dccg31_update_dpp_dto
-ffffffff820b41c0 T dccg31_set_dpstreamclk
-ffffffff820b4350 t dccg31_disable_dpstreamclk
-ffffffff820b44a0 T dccg31_enable_symclk32_se
-ffffffff820b4790 T dccg31_disable_symclk32_se
-ffffffff820b4a60 T dccg31_enable_symclk32_le
-ffffffff820b4c30 T dccg31_disable_symclk32_le
-ffffffff820b4dd0 T dccg31_disable_dscclk
-ffffffff820b4f90 T dccg31_enable_dscclk
-ffffffff820b5160 T dccg31_set_physymclk
-ffffffff820b5680 T dccg31_set_dtbclk_dto
-ffffffff820b5930 T dccg31_set_audio_dtbclk_dto
-ffffffff820b5a40 T dccg31_get_dccg_ref_freq
-ffffffff820b5a70 T dccg31_set_dispclk_change_mode
-ffffffff820b5ac0 T dccg31_init
-ffffffff820b6020 T dccg31_otg_add_pixel
-ffffffff820b6060 T dccg31_otg_drop_pixel
-ffffffff820b60a0 T dccg31_create
-ffffffff820b7000 T dcn31_link_encoder_set_dio_phy_mux
-ffffffff820b7390 T dcn31_link_encoder_construct
-ffffffff820b7590 T dcn31_link_encoder_construct_minimal
-ffffffff820b7610 T dcn31_link_encoder_enable_dp_output
-ffffffff820b7850 T dcn31_link_encoder_enable_dp_mst_output
-ffffffff820b7a90 T dcn31_link_encoder_disable_output
-ffffffff820b7d20 T dcn31_link_encoder_is_in_alt_mode
-ffffffff820b7e60 T dcn31_link_encoder_get_max_link_cap
-ffffffff820b7fd0 t enc31_hw_init
-ffffffff820b9000 T dcn31_hpo_dp_link_enc_enable
-ffffffff820b9160 T dcn31_hpo_dp_link_enc_disable
-ffffffff820b91d0 T dcn31_hpo_dp_link_enc_set_link_test_pattern
-ffffffff820b9b00 T dcn31_hpo_dp_link_enc_update_stream_allocation_table
-ffffffff820b9d90 T dcn31_hpo_dp_link_enc_set_throttled_vcp_size
-ffffffff820ba030 T dcn31_hpo_dp_link_enc_read_state
-ffffffff820ba2e0 T dcn31_hpo_dp_link_enc_enable_dp_output
-ffffffff820ba3e0 T dcn31_hpo_dp_link_enc_disable_output
-ffffffff820ba520 T dcn31_hpo_dp_link_enc_set_ffe
-ffffffff820ba610 T hpo_dp_link_encoder31_construct
-ffffffff820ba670 t dcn31_hpo_dp_link_enc_is_in_alt_mode
-ffffffff820bb000 T dcn31_hpo_dp_stream_encoder_construct
-ffffffff820bb070 t dcn31_hpo_dp_stream_enc_enable_stream
-ffffffff820bb1b0 t dcn31_hpo_dp_stream_enc_dp_unblank
-ffffffff820bb460 t dcn31_hpo_dp_stream_enc_dp_blank
-ffffffff820bb560 t dcn31_hpo_dp_stream_enc_disable
-ffffffff820bb5d0 t dcn31_hpo_dp_stream_enc_set_stream_attribute
-ffffffff820bbe80 t dcn31_hpo_dp_stream_enc_update_dp_info_packets
-ffffffff820bc040 t dcn31_hpo_dp_stream_enc_stop_dp_info_packets
-ffffffff820bc1d0 t dcn31_hpo_dp_stream_enc_set_dsc_pps_info_packet
-ffffffff820bc470 t dcn31_hpo_dp_stream_enc_map_stream_to_link
-ffffffff820bc570 t dcn31_hpo_dp_stream_enc_mute_control
-ffffffff820bc5e0 t dcn31_hpo_dp_stream_enc_audio_setup
-ffffffff820bc690 t dcn31_hpo_dp_stream_enc_audio_enable
-ffffffff820bc760 t dcn31_hpo_dp_stream_enc_audio_disable
-ffffffff820bc910 t dcn31_hpo_dp_stream_enc_read_state
-ffffffff820bcaa0 t dcn31_set_hblank_min_symbol_width
-ffffffff820bd000 T hubbub31_init_dchub_sys_ctx
-ffffffff820bd1f0 T hubbub31_construct
-ffffffff820bd290 t hubbub31_get_dcc_compression_cap
-ffffffff820bd480 t hubbub31_get_dchub_ref_freq
-ffffffff820bd560 t hubbub31_program_watermarks
-ffffffff820bee20 t hubbub31_verify_allow_pstate_change_high
-ffffffff820befe0 t dcn31_program_det_size
-ffffffff820bf1a0 t dcn31_program_compbuf_size
-ffffffff820bf420 t dcn31_init_crb
-ffffffff820c0000 T hubp31_set_unbounded_requesting
-ffffffff820c0090 T hubp31_soft_reset
-ffffffff820c00e0 T hubp31_construct
-ffffffff820c0150 t hubp31_program_extended_blank
-ffffffff820c1000 T dcn31_init_hw
-ffffffff820c1960 T dcn31_dsc_pg_control
-ffffffff820c1cb0 T dcn31_enable_power_gating_plane
-ffffffff820c1f10 T dcn31_update_info_frame
-ffffffff820c1fe0 T dcn31_z10_save_init
-ffffffff820c20a0 T dcn31_z10_restore
-ffffffff820c2180 T dcn31_hubp_pg_control
-ffffffff820c24a0 T dcn31_init_sys_ctx
-ffffffff820c2550 T dcn31_reset_hw_ctx_wrap
-ffffffff820c28c0 T dcn31_setup_hpo_hw_control
-ffffffff820c3000 T dcn31_hw_sequencer_construct
-ffffffff820c4000 T optc31_immediate_disable_crtc
-ffffffff820c4100 T optc31_set_drr
-ffffffff820c4320 T optc3_init_odm
-ffffffff820c4490 T dcn31_timing_generator_init
-ffffffff820c4500 t optc31_enable_crtc
-ffffffff820c4600 t optc31_disable_crtc
-ffffffff820c46e0 t optc31_set_odm_combine
-ffffffff820c5000 T dcn31_panel_cntl_construct
-ffffffff820c5040 t dcn31_panel_cntl_destroy
-ffffffff820c5090 t dcn31_panel_cntl_hw_init
-ffffffff820c5180 t dcn31_is_panel_backlight_on
-ffffffff820c5220 t dcn31_is_panel_powered_on
-ffffffff820c52d0 t dcn31_store_backlight_level
-ffffffff820c5390 t dcn31_get_16_bit_backlight_from_pwm
-ffffffff820c6000 T dcn31_populate_dml_pipes_from_context
-ffffffff820c6350 T dcn31_calculate_wm_and_dlg
-ffffffff820c63d0 T dcn31_populate_dml_writeback_from_context
-ffffffff820c6430 T dcn31_set_mcif_arb_params
-ffffffff820c6490 T dcn31_validate_bandwidth
-ffffffff820c6880 T dcn31_create_resource_pool
-ffffffff820c7c20 t dcn31_resource_destruct
-ffffffff820c8280 t dcn31_destroy_resource_pool
-ffffffff820c82e0 t dcn31_panel_cntl_create
-ffffffff820c8350 t dcn31_link_encoder_create
-ffffffff820c8410 t dcn31_link_enc_create_minimal
-ffffffff820c84b0 t dcn31_get_panel_config_defaults
-ffffffff820c8520 t read_dce_straps
-ffffffff820c8550 t dcn31_create_audio
-ffffffff820c8580 t dcn31_stream_encoder_create
-ffffffff820c8700 t dcn31_hpo_dp_stream_encoder_create
-ffffffff820c88c0 t dcn31_hpo_dp_link_encoder_create
-ffffffff820c8950 t dcn31_hwseq_create
-ffffffff820c9000 T vpg31_powerdown
-ffffffff820c9090 T vpg31_poweron
-ffffffff820c9120 T vpg31_construct
-ffffffff820ca000 T dccg314_create
-ffffffff820ca0b0 t dccg314_set_dpstreamclk
-ffffffff820ca480 t dccg314_set_dtbclk_dto
-ffffffff820ca670 t dccg314_set_pixel_rate_div
-ffffffff820ca9e0 t dccg314_set_valid_pixel_rate
-ffffffff820cb000 T dcn314_dio_stream_encoder_construct
-ffffffff820cb070 t enc314_stream_encoder_hdmi_set_stream_attribute
-ffffffff820cb660 t enc314_stream_encoder_dvi_set_stream_attribute
-ffffffff820cb870 t enc314_stream_encoder_dp_blank
-ffffffff820cb8c0 t enc314_stream_encoder_dp_unblank
-ffffffff820cbc00 t enc314_read_state
-ffffffff820cbd60 t enc314_dp_set_dsc_config
-ffffffff820cbdb0 t enc314_dp_set_odm_combine
-ffffffff820cbdf0 t enc314_set_dig_input_mode
-ffffffff820cbe40 t enc314_enable_fifo
-ffffffff820cbee0 t enc314_disable_fifo
-ffffffff820cbf30 t enc314_reset_fifo
-ffffffff820cd000 T dcn314_update_odm
-ffffffff820cd610 T dcn314_dsc_pg_control
-ffffffff820cd9e0 T dcn314_enable_power_gating_plane
-ffffffff820cdc70 T dcn314_calculate_dccg_k1_k2_values
-ffffffff820cde00 T dcn314_set_pixels_per_cycle
-ffffffff820cdef0 T dcn314_hubp_pg_control
-ffffffff820cf000 T dcn314_hw_sequencer_construct
-ffffffff820d0000 T dcn314_timing_generator_init
-ffffffff820d0070 t optc314_enable_crtc
-ffffffff820d0170 t optc314_disable_crtc
-ffffffff820d0250 t optc314_phantom_crtc_post_enable
-ffffffff820d0310 t optc314_set_odm_bypass
-ffffffff820d0480 t optc314_set_odm_combine
-ffffffff820d0780 t optc314_set_h_timing_div_manual_mode
-ffffffff820d1000 T dcn314_validate_bandwidth
-ffffffff820d14a0 T dcn314_create_resource_pool
-ffffffff820d2770 t dcn314_resource_destruct
-ffffffff820d2dd0 t dcn314_destroy_resource_pool
-ffffffff820d2e30 t dcn31_panel_cntl_create
-ffffffff820d2ea0 t dcn31_link_encoder_create
-ffffffff820d2f60 t dcn31_link_enc_create_minimal
-ffffffff820d3000 t dcn314_populate_dml_pipes_from_context
-ffffffff820d3090 t dcn314_update_bw_bounding_box
-ffffffff820d30e0 t dcn314_get_panel_config_defaults
-ffffffff820d3150 t read_dce_straps
-ffffffff820d3180 t dcn31_create_audio
-ffffffff820d31b0 t dcn314_stream_encoder_create
-ffffffff820d3330 t dcn31_hpo_dp_stream_encoder_create
-ffffffff820d34f0 t dcn31_hpo_dp_link_encoder_create
-ffffffff820d3580 t dcn314_hwseq_create
-ffffffff820d4000 T dcn315_create_resource_pool
-ffffffff820d5270 t dcn315_resource_destruct
-ffffffff820d58d0 t dcn315_destroy_resource_pool
-ffffffff820d5930 t dcn31_panel_cntl_create
-ffffffff820d59a0 t dcn31_link_encoder_create
-ffffffff820d5a60 t dcn31_link_enc_create_minimal
-ffffffff820d5b00 t dcn315_populate_dml_pipes_from_context
-ffffffff820d5e50 t dcn315_get_panel_config_defaults
-ffffffff820d5ec0 t read_dce_straps
-ffffffff820d5ef0 t dcn31_create_audio
-ffffffff820d5f20 t dcn315_stream_encoder_create
-ffffffff820d60a0 t dcn31_hpo_dp_stream_encoder_create
-ffffffff820d6260 t dcn31_hpo_dp_link_encoder_create
-ffffffff820d62f0 t dcn31_hwseq_create
-ffffffff820d7000 T dcn316_create_resource_pool
-ffffffff820d82b0 t dcn316_resource_destruct
-ffffffff820d8910 t dcn316_destroy_resource_pool
-ffffffff820d8970 t dcn31_panel_cntl_create
-ffffffff820d89e0 t dcn31_link_encoder_create
-ffffffff820d8aa0 t dcn31_link_enc_create_minimal
-ffffffff820d8b40 t dcn316_populate_dml_pipes_from_context
-ffffffff820d8e70 t dcn316_get_panel_config_defaults
-ffffffff820d8ee0 t read_dce_straps
-ffffffff820d8f10 t dcn31_create_audio
-ffffffff820d8f40 t dcn316_stream_encoder_create
-ffffffff820d90c0 t dcn31_hpo_dp_stream_encoder_create
-ffffffff820d9280 t dcn31_hpo_dp_link_encoder_create
-ffffffff820d9310 t dcn31_hwseq_create
-ffffffff820da000 T dccg32_create
-ffffffff820da0b0 t dccg32_get_dccg_ref_freq
-ffffffff820da0e0 t dccg32_otg_add_pixel
-ffffffff820da120 t dccg32_otg_drop_pixel
-ffffffff820da160 t dccg32_set_dpstreamclk
-ffffffff820da530 t dccg32_set_dtbclk_dto
-ffffffff820da730 t dccg32_set_pixel_rate_div
-ffffffff820daaa0 t dccg32_set_valid_pixel_rate
-ffffffff820db000 T enc32_hw_init
-ffffffff820db090 T dcn32_link_encoder_enable_dp_output
-ffffffff820db0e0 T dcn32_link_encoder_construct
-ffffffff820db2c0 t dcn32_link_encoder_is_in_alt_mode
-ffffffff820db340 t dcn32_link_encoder_get_max_link_cap
-ffffffff820dc000 T dcn32_dio_stream_encoder_construct
-ffffffff820dc070 t enc32_stream_encoder_hdmi_set_stream_attribute
-ffffffff820dc5a0 t enc32_stream_encoder_dvi_set_stream_attribute
-ffffffff820dc720 t enc32_stream_encoder_dp_unblank
-ffffffff820dcbe0 t enc32_read_state
-ffffffff820dcd40 t enc32_dp_set_dsc_config
-ffffffff820dcd90 t enc32_dp_set_odm_combine
-ffffffff820dcdd0 t enc32_set_dig_input_mode
-ffffffff820dd000 T dpp32_construct
-ffffffff820dd060 t dscl32_calc_lb_num_partitions
-ffffffff820de000 T hpo_dp_link_encoder32_construct
-ffffffff820de060 t dcn32_hpo_dp_link_enc_is_in_alt_mode
-ffffffff820df000 T dcn32_program_det_size
-ffffffff820df1a0 T hubbub32_program_urgent_watermarks
-ffffffff820df910 T hubbub32_program_stutter_watermarks
-ffffffff820dfd60 T hubbub32_program_pstate_watermarks
-ffffffff820e01f0 T hubbub32_program_usr_watermarks
-ffffffff820e0440 T hubbub32_force_usr_retraining_allow
-ffffffff820e04c0 T hubbub32_force_wm_propagate_to_pipes
-ffffffff820e0560 T hubbub32_construct
-ffffffff820e05e0 t hubbub32_wm_read_state
-ffffffff820e0a60 t hubbub32_program_watermarks
-ffffffff820e0b70 t hubbub32_init_watermarks
-ffffffff820e0fb0 t dcn32_program_compbuf_size
-ffffffff820e1230 t dcn32_init_crb
-ffffffff820e2000 T hubp32_update_force_pstate_disallow
-ffffffff820e2090 T hubp32_update_mall_sel
-ffffffff820e2120 T hubp32_prepare_subvp_buffering
-ffffffff820e21c0 T hubp32_phantom_hubp_post_enable
-ffffffff820e22d0 T hubp32_cursor_set_attributes
-ffffffff820e2590 T hubp32_construct
-ffffffff820e3000 T dcn32_dsc_pg_control
-ffffffff820e3310 T dcn32_enable_power_gating_plane
-ffffffff820e34b0 T dcn32_hubp_pg_control
-ffffffff820e3720 T dcn32_apply_idle_power_optimizations
-ffffffff820e3990 t dcn32_calculate_cab_allocation
-ffffffff820e3d40 T dcn32_commit_subvp_config
-ffffffff820e3df0 T dcn32_subvp_pipe_control_lock
-ffffffff820e3fc0 T dcn32_set_mcm_luts
-ffffffff820e4150 T dcn32_set_input_transfer_func
-ffffffff820e4290 T dcn32_set_output_transfer_func
-ffffffff820e44a0 T dcn32_subvp_update_force_pstate
-ffffffff820e4610 T dcn32_update_mall_sel
-ffffffff820e4790 T dcn32_program_mall_pipe_config
-ffffffff820e4870 T dcn32_init_hw
-ffffffff820e5060 T dcn32_update_odm
-ffffffff820e5670 T dcn32_calculate_dccg_k1_k2_values
-ffffffff820e5870 T dcn32_is_dp_dig_pixel_rate_div_policy
-ffffffff820e5900 T dcn32_set_pixels_per_cycle
-ffffffff820e5a40 T dcn32_unblank_stream
-ffffffff820e5c10 T dcn32_disable_link_output
-ffffffff820e5ea0 T dcn32_update_phantom_vp_position
-ffffffff820e5fc0 T dcn32_dsc_pg_status
-ffffffff820e60a0 T dcn32_update_dsc_pg
-ffffffff820e7000 T dcn32_hw_sequencer_init_functions
-ffffffff820e8000 t mmhubbub32_warmup_mcif
-ffffffff820e8210 t mmhubbub32_config_mcif_buf
-ffffffff820e86c0 t mmhubbub32_config_mcif_arb
-ffffffff820e8ad0 T dcn32_mmhubbub_construct
-ffffffff820e9000 t mpc32_mpc_init
-ffffffff820e9220 t mpc32_program_post1dlut
-ffffffff820e9d00 t mpc32_program_shaper
-ffffffff820ebfb0 t mpc32_program_3dlut
-ffffffff820ec8a0 T dcn32_mpc_construct
-ffffffff820ec960 t mpc32_power_on_shaper_3dlut
-ffffffff820ecb90 t mpc32_set3dlut_ram12
-ffffffff820ed000 T dcn32_timing_generator_init
-ffffffff820ed070 t optc32_enable_crtc
-ffffffff820ed170 t optc32_disable_crtc
-ffffffff820ed250 t optc32_phantom_crtc_post_enable
-ffffffff820ed310 t optc32_set_drr
-ffffffff820ed560 t optc32_set_odm_bypass
-ffffffff820ed6d0 t optc32_set_odm_combine
-ffffffff820ed9d0 t optc32_set_h_timing_div_manual_mode
-ffffffff820ee000 T dcn32_panel_cntl_create
-ffffffff820ee070 T dcn32_acquire_post_bldn_3dlut
-ffffffff820ee160 T dcn32_release_post_bldn_3dlut
-ffffffff820ee210 T dcn32_remove_phantom_pipes
-ffffffff820ee380 T dcn32_add_phantom_pipes
-ffffffff820ee7c0 T dcn32_validate_bandwidth
-ffffffff820eec80 T dcn32_populate_dml_pipes_from_context
-ffffffff820ef040 T dcn32_calculate_wm_and_dlg
-ffffffff820ef0b0 T dcn32_create_resource_pool
-ffffffff820ef160 t dcn32_resource_construct
-ffffffff820fb5d0 T dcn32_acquire_idle_pipe_for_head_pipe_in_layer
-ffffffff820fb810 T dcn32_calc_num_avail_chans_for_mall
-ffffffff820fb880 t dcn32_mpc_create
-ffffffff82100240 t dcn32_resource_destruct
-ffffffff821008b0 t dcn32_destroy_resource_pool
-ffffffff82100910 t dcn32_link_encoder_create
-ffffffff82101870 t dcn32_update_bw_bounding_box
-ffffffff821018c0 t read_dce_straps
-ffffffff821018f0 t dcn32_create_audio
-ffffffff82101c30 t dcn32_stream_encoder_create
-ffffffff82103ab0 t dcn32_hpo_dp_stream_encoder_create
-ffffffff82104790 t dcn32_hpo_dp_link_encoder_create
-ffffffff82104c10 t dcn32_hwseq_create
-ffffffff821050b0 t dcn32_vpg_create
-ffffffff82106000 T dcn32_helper_calculate_num_ways_for_subvp
-ffffffff821061e0 T dcn32_merge_pipes_for_subvp
-ffffffff821063b0 T dcn32_all_pipes_have_stream_and_plane
-ffffffff82106440 T dcn32_subvp_in_use
-ffffffff821064d0 T dcn32_mpo_in_use
-ffffffff82106540 T dcn32_any_surfaces_rotated
-ffffffff821065d0 T dcn32_determine_det_override
-ffffffff82106910 T dcn32_set_det_allocations
-ffffffff82106a90 T dcn32_save_mall_state
-ffffffff82106b40 T dcn32_restore_mall_state
-ffffffff82107000 T dcn321_link_encoder_construct
-ffffffff82108000 T dcn321_create_resource_pool
-ffffffff821080b0 t dcn321_resource_construct
-ffffffff821144c0 t dcn321_mpc_create
-ffffffff82118e80 t dcn321_resource_destruct
-ffffffff821194f0 t dcn321_destroy_resource_pool
-ffffffff82119550 t dcn321_link_encoder_create
-ffffffff8211a4b0 t dcn321_update_bw_bounding_box
-ffffffff8211a500 t read_dce_straps
-ffffffff8211a530 t dcn321_create_audio
-ffffffff8211a870 t dcn321_stream_encoder_create
-ffffffff8211c6f0 t dcn321_hpo_dp_stream_encoder_create
-ffffffff8211d3d0 t dcn321_hpo_dp_link_encoder_create
-ffffffff8211d850 t dcn321_hwseq_create
-ffffffff8211dcf0 t dcn321_vpg_create
-ffffffff8211f000 T bw_int_to_fixed_nonconst
-ffffffff8211f090 T bw_frc_to_fixed
-ffffffff8211f260 T bw_floor2
-ffffffff8211f310 T bw_ceil2
-ffffffff8211f390 T bw_mul
-ffffffff82120000 T convert_to_custom_float_format
-ffffffff82121000 T bw_calcs_init
-ffffffff82121e30 T bw_calcs
-ffffffff82123760 t calculate_bandwidth
-ffffffff8212b000 T scaler_settings_calculation
-ffffffff8212b380 T mode_support_and_system_configuration
-ffffffff82131160 T display_pipe_configuration
-ffffffff821319a0 T dispclkdppclkdcfclk_deep_sleep_prefetch_parameters_watermarks_and_performance_calculation
-ffffffff82137000 T dcn_bw_mod
-ffffffff82137060 T dcn_bw_min2
-ffffffff821370a0 T dcn_bw_max
-ffffffff821370d0 T dcn_bw_max2
-ffffffff82137110 T dcn_bw_floor2
-ffffffff821371b0 T dcn_bw_floor
-ffffffff821371e0 T dcn_bw_ceil
-ffffffff82137220 T dcn_bw_ceil2
-ffffffff821372d0 T dcn_bw_max3
-ffffffff82137370 T dcn_bw_max5
-ffffffff821374e0 T dcn_bw_pow
-ffffffff82137570 T dcn_bw_fabs
-ffffffff821375d0 T dcn_bw_log
-ffffffff82138000 T swizzle_mode_to_macro_tile_size
-ffffffff82138090 T dcn_validate_bandwidth
-ffffffff8213a330 T dcn_bw_sync_calcs_and_dml
-ffffffff8213a580 t dcn_bw_calc_rq_dlg_ttu
-ffffffff8213af00 T dcn_find_dcfclk_suits_all
-ffffffff8213b360 T dcn_bw_update_from_pplib_fclks
-ffffffff8213b4f0 T dcn_bw_update_from_pplib_dcfclks
-ffffffff8213b5c0 T dcn_get_soc_clks
-ffffffff8213b640 T dcn_bw_notify_pplib_of_wm_ranges
-ffffffff8213c000 T dcn20_populate_dml_writeback_from_context
-ffffffff8213c180 T dcn20_fpu_set_wb_arb_params
-ffffffff8213c330 T dcn20_calculate_dlg_params
-ffffffff8213cb10 T dcn20_populate_dml_pipes_from_context
-ffffffff8213da10 T dcn20_calculate_wm
-ffffffff8213e1b0 T dcn20_update_bounding_box
-ffffffff8213e430 T dcn20_cap_soc_clocks
-ffffffff8213e7b0 T dcn20_patch_bounding_box
-ffffffff8213e920 T dcn20_validate_bandwidth_fp
-ffffffff8213eab0 t dcn20_validate_bandwidth_internal
-ffffffff8213ee90 T dcn20_fpu_set_wm_ranges
-ffffffff8213ef30 T dcn20_fpu_adjust_dppclk
-ffffffff8213efd0 T dcn21_populate_dml_pipes_from_context
-ffffffff8213f0d0 T dcn21_validate_bandwidth_fp
-ffffffff8213fb50 T dcn21_update_bw_bounding_box
-ffffffff82140040 T dcn21_clk_mgr_set_bw_params_wm_table
-ffffffff821400a0 T dcn201_populate_dml_writeback_from_context_fpu
-ffffffff821403b0 t calculate_wm_set_for_vlevel
-ffffffff82141000 T dml20_recalculate
-ffffffff82141740 t dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation
-ffffffff82146da0 T dml20_ModeSupportAndSystemConfigurationFull
-ffffffff8214dd30 t TruncToValidBPP
-ffffffff8214df10 t CalculateVMAndRowBytes
-ffffffff8214e5a0 t CalculatePrefetchSourceLines
-ffffffff8214e760 t CalculateWriteBackDelay
-ffffffff8214ea30 t CalculatePrefetchSchedule
-ffffffff8214f8f0 t CalculateFlipSchedule
-ffffffff8214fca0 t adjust_ReturnBW
-ffffffff82150000 T dml20v2_recalculate
-ffffffff82150740 t dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation
-ffffffff82155e50 T dml20v2_ModeSupportAndSystemConfigurationFull
-ffffffff8215ccd0 t TruncToValidBPP
-ffffffff8215d260 t CalculateVMAndRowBytes
-ffffffff8215d8f0 t CalculatePrefetchSourceLines
-ffffffff8215dab0 t CalculateWriteBackDelay
-ffffffff8215dd80 t CalculateDelayAfterScaler
-ffffffff8215e0d0 t CalculatePrefetchSchedule
-ffffffff8215ee40 t CalculateFlipSchedule
-ffffffff8215f1f0 t adjust_ReturnBW
-ffffffff82160000 T dml20_rq_dlg_get_rq_reg
-ffffffff82160490 t dml20_rq_dlg_get_rq_params
-ffffffff82160660 T dml20_rq_dlg_get_dlg_reg
-ffffffff821625b0 t get_surf_rq_param
-ffffffff82162e30 t calculate_ttu_cursor
-ffffffff82164000 T dml20v2_rq_dlg_get_rq_reg
-ffffffff82164490 t dml20v2_rq_dlg_get_rq_params
-ffffffff82164660 T dml20v2_rq_dlg_get_dlg_reg
-ffffffff821665b0 t get_surf_rq_param
-ffffffff82166e30 t calculate_ttu_cursor
-ffffffff82168000 T dml21_recalculate
-ffffffff82168700 t DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation
-ffffffff8216e0b0 T dml21_ModeSupportAndSystemConfigurationFull
-ffffffff82174190 t TruncToValidBPP
-ffffffff82174720 t CalculateDCFCLKDeepSleep
-ffffffff82174a60 t CalculateVMAndRowBytes
-ffffffff821752d0 t CalculatePrefetchSourceLines
-ffffffff82175490 t CalculateWriteBackDelay
-ffffffff82175760 t CalculatePrefetchSchedulePerPlane
-ffffffff82175f70 t CalculateUrgentBurstFactor
-ffffffff82176380 t CalculateFlipSchedule
-ffffffff82176870 t CalculateWatermarksAndDRAMSpeedChangeSupport
-ffffffff821778d0 t CalculatePrefetchSchedule
-ffffffff82179000 T dml21_rq_dlg_get_rq_reg
-ffffffff82179490 t dml_rq_dlg_get_rq_params
-ffffffff82179660 T dml21_rq_dlg_get_dlg_reg
-ffffffff8217b9c0 t get_surf_rq_param
-ffffffff8217c300 t calculate_ttu_cursor
-ffffffff8217d000 T optc3_fpu_set_vrr_m_const
-ffffffff8217d4a0 T dcn30_fpu_populate_dml_writeback_from_context
-ffffffff8217d7f0 T dcn30_fpu_set_mcif_arb_params
-ffffffff8217d960 T dcn30_fpu_update_soc_for_wm_a
-ffffffff8217da10 T dcn30_fpu_calculate_wm_and_dlg
-ffffffff8217e2f0 T dcn30_fpu_update_dram_channel_width_bytes
-ffffffff8217e350 T dcn30_fpu_update_max_clk
-ffffffff8217e400 T dcn30_fpu_get_optimal_dcfclk_fclk_for_uclk
-ffffffff8217e500 T dcn30_fpu_update_bw_bounding_box
-ffffffff8217e6e0 T dcn30_find_dummy_latency_index_for_fw_based_mclk_switch
-ffffffff8217e8c0 T dcn3_fpu_build_wm_range_table
-ffffffff8217eba0 T patch_dcn30_soc_bounding_box
-ffffffff8217f000 T dml30_recalculate
-ffffffff8217f600 t DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation
-ffffffff82185c50 T dml30_CalculateBytePerPixelAnd256BBlockSizes
-ffffffff82185ec0 T dml30_CalculateWriteBackDISPCLK
-ffffffff82186040 T dml30_ModeSupportAndSystemConfigurationFull
-ffffffff8218d440 t CalculateSwathAndDETConfiguration
-ffffffff8218dab0 t TruncToValidBPP
-ffffffff8218dd30 t dscceComputeDelay
-ffffffff8218de70 t CalculateVMAndRowBytes
-ffffffff8218e520 t CalculatePrefetchSourceLines
-ffffffff8218e6e0 t CalculateUrgentBurstFactor
-ffffffff8218e970 t CalculateDCFCLKDeepSleep
-ffffffff8218ec90 t UseMinimumDCFCLK
-ffffffff8218fe90 t CalculatePrefetchSchedule
-ffffffff821913f0 t CalculateFlipSchedule
-ffffffff821918e0 t CalculateWatermarksAndDRAMSpeedChangeSupport
-ffffffff82192700 t CalculateSwathWidth
-ffffffff82193000 T dml30_rq_dlg_get_rq_reg
-ffffffff821934b0 t dml_rq_dlg_get_rq_params
-ffffffff82193720 T dml30_rq_dlg_get_dlg_reg
-ffffffff82195ed0 t get_surf_rq_param
-ffffffff82196870 t calculate_ttu_cursor
-ffffffff82197000 T dcn301_update_bw_bounding_box
-ffffffff82197320 T dcn301_fpu_set_wm_ranges
-ffffffff821973c0 T dcn301_fpu_init_soc_bounding_box
-ffffffff82197460 T dcn301_calculate_wm_and_dlg_fp
-ffffffff82197790 t calculate_wm_set_for_vlevel
-ffffffff82198000 T dcn302_fpu_update_bw_bounding_box
-ffffffff82198ac0 T dcn302_fpu_init_soc_bounding_box
-ffffffff82199000 T dcn303_fpu_update_bw_bounding_box
-ffffffff82199b00 T dcn303_fpu_init_soc_bounding_box
-ffffffff8219a000 T dcn31_zero_pipe_dcc_fraction
-ffffffff8219a060 T dcn31_update_soc_for_wm_a
-ffffffff8219a110 T dcn315_update_soc_for_wm_a
-ffffffff8219a1e0 T dcn31_calculate_wm_and_dlg_fp
-ffffffff8219a6e0 T dcn31_update_bw_bounding_box
-ffffffff8219aad0 T dcn315_update_bw_bounding_box
-ffffffff8219adc0 T dcn316_update_bw_bounding_box
-ffffffff8219c000 T dml31_recalculate
-ffffffff8219c2a0 t DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation
-ffffffff821a3060 T dml31_CalculateWriteBackDISPCLK
-ffffffff821a31e0 T dml31_ModeSupportAndSystemConfigurationFull
-ffffffff821ab4a0 t CalculateSwathAndDETConfiguration
-ffffffff821abaa0 t TruncToValidBPP
-ffffffff821abd20 t dscceComputeDelay
-ffffffff821abe60 t CalculateDCFCLKDeepSleep
-ffffffff821ac1a0 t CalculateVMAndRowBytes
-ffffffff821ac7f0 t CalculatePrefetchSourceLines
-ffffffff821ac9b0 t CalculateUrgentBurstFactor
-ffffffff821acc40 t CalculatePrefetchSchedulePerPlane
-ffffffff821ad370 t CalculateFlipSchedule
-ffffffff821ad8f0 t CalculateWatermarksAndDRAMSpeedChangeSupport
-ffffffff821ae550 t CalculateSwathWidth
-ffffffff821aea60 t CalculatePrefetchSchedule
-ffffffff821afef0 t CalculateVupdateAndDynamicMetadataParameters
-ffffffff821b1000 T dml31_rq_dlg_get_rq_reg
-ffffffff821b14b0 t dml_rq_dlg_get_rq_params
-ffffffff821b1720 T dml31_rq_dlg_get_dlg_reg
-ffffffff821b41f0 t get_surf_rq_param
-ffffffff821b5000 T dcn314_update_bw_bounding_box_fpu
-ffffffff821b5480 T dcn314_populate_dml_pipes_from_context_fpu
-ffffffff821b6000 T dml314_recalculate
-ffffffff821b6280 t DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation
-ffffffff821bcf60 T dml314_CalculateWriteBackDISPCLK
-ffffffff821bd0e0 T dml314_ModeSupportAndSystemConfigurationFull
-ffffffff821c5280 t CalculateBytePerPixelAnd256BBlockSizes
-ffffffff821c54f0 t CalculateSwathAndDETConfiguration
-ffffffff821c5af0 t TruncToValidBPP
-ffffffff821c5d70 t dscceComputeDelay
-ffffffff821c5eb0 t CalculateDCFCLKDeepSleep
-ffffffff821c61f0 t CalculateVMAndRowBytes
-ffffffff821c6840 t CalculatePrefetchSourceLines
-ffffffff821c6a00 t CalculateUrgentBurstFactor
-ffffffff821c6c90 t CalculateMaxVStartup
-ffffffff821c6dd0 t CalculatePrefetchSchedulePerPlane
-ffffffff821c7500 t CalculateFlipSchedule
-ffffffff821c7a80 t CalculateWatermarksAndDRAMSpeedChangeSupport
-ffffffff821c86e0 t CalculateSwathWidth
-ffffffff821c8bf0 t CalculatePrefetchSchedule
-ffffffff821ca080 t CalculateVupdateAndDynamicMetadataParameters
-ffffffff821cb000 T dml314_rq_dlg_get_rq_reg
-ffffffff821cb4b0 t dml_rq_dlg_get_rq_params
-ffffffff821cb720 T dml314_rq_dlg_get_dlg_reg
-ffffffff821ce270 t get_surf_rq_param
-ffffffff821cf000 T dcn32_build_wm_range_table_fpu
-ffffffff821cf390 T dcn32_find_dummy_latency_index_for_fw_based_mclk_switch
-ffffffff821cf5c0 T dcn32_internal_validate_bw
-ffffffff821d12f0 T dcn32_helper_populate_phantom_dlg_params
-ffffffff821d1490 T dcn32_predict_pipe_split
-ffffffff821d16c0 T insert_entry_into_table_sorted
-ffffffff821d1af0 T dcn32_set_phantom_stream_timing
-ffffffff821d1d90 t dcn32_split_stream_for_mpc_or_odm
-ffffffff821d2120 T dcn32_calculate_wm_and_dlg_fpu
-ffffffff821d3640 T dcn32_patch_dpm_table
-ffffffff821d3850 T dcn32_update_bw_bounding_box_fpu
-ffffffff821d5250 T dcn32_zero_pipe_dcc_fraction
-ffffffff821d52b0 T dcn32_allow_subvp_with_active_margin
-ffffffff821d5380 t subvp_drr_schedulable
-ffffffff821d6000 T dml32_recalculate
-ffffffff821da320 T dml32_ModeSupportAndSystemConfigurationFull
-ffffffff821e2000 T dml32_dscceComputeDelay
-ffffffff821e2140 T dml32_dscComputeDelay
-ffffffff821e2180 T IsVertical
-ffffffff821e21b0 T dml32_CalculateSinglePipeDPPCLKAndSCLThroughput
-ffffffff821e24d0 T dml32_CalculateBytePerPixelAndBlockSizes
-ffffffff821e2800 T dml32_CalculateSwathAndDETConfiguration
-ffffffff821e3020 T dml32_CalculateSwathWidth
-ffffffff821e38c0 T dml32_UnboundedRequest
-ffffffff821e3930 T dml32_CalculateDETBufferSize
-ffffffff821e3f70 T dml32_CalculateODMMode
-ffffffff821e46d0 T dml32_CalculateRequiredDispclk
-ffffffff821e4890 T dml32_RoundToDFSGranularity
-ffffffff821e4920 T dml32_CalculateOutputLink
-ffffffff821e5450 T dml32_TruncToValidBPP
-ffffffff821e57a0 T dml32_CalculateDPPCLK
-ffffffff821e5950 T dml32_RequiredDTBCLK
-ffffffff821e5ba0 T dml32_DSCDelayRequirement
-ffffffff821e6070 T dml32_CalculateSurfaceSizeInMall
-ffffffff821e6b80 T dml32_CalculateVMRowAndSwath
-ffffffff821e79b0 T dml32_CalculateVMAndRowBytes
-ffffffff821e85f0 T dml32_CalculatePrefetchSourceLines
-ffffffff821e8840 T dml32_CalculateMALLUseForStaticScreen
-ffffffff821e8990 T dml32_CalculateRowBandwidth
-ffffffff821e8af0 T dml32_CalculateUrgentLatency
-ffffffff821e8b90 T dml32_CalculateUrgentBurstFactor
-ffffffff821e8e40 T dml32_CalculateDCFCLKDeepSleep
-ffffffff821e9190 T dml32_CalculateWriteBackDelay
-ffffffff821e92f0 T dml32_UseMinimumDCFCLK
-ffffffff821ea1b0 T dml32_CalculateExtraLatencyBytes
-ffffffff821ea380 T dml32_CalculateTWait
-ffffffff821ea460 T dml32_CalculateVUpdateAndDynamicMetadataParameters
-ffffffff821ea6c0 T dml32_get_return_bw_mbps
-ffffffff821ea880 T dml32_get_return_bw_mbps_vm_only
-ffffffff821ea960 T dml32_CalculateExtraLatency
-ffffffff821eab90 T dml32_CalculatePrefetchSchedule
-ffffffff821ec140 T dml32_CalculateFlipSchedule
-ffffffff821ec6c0 T dml32_CalculateWatermarksMALLUseAndDRAMSpeedChangeSupport
-ffffffff821ed820 T dml32_CalculateWriteBackDISPCLK
-ffffffff821ed9e0 T dml32_CalculateMinAndMaxPrefetchMode
-ffffffff821eda20 T dml32_CalculatePixelDeliveryTimes
-ffffffff821ede90 T dml32_CalculateMetaAndPTETimes
-ffffffff821ee5d0 T dml32_CalculateVMGroupAndRequestTimes
-ffffffff821eeac0 T dml32_CalculateDCCConfiguration
-ffffffff821ef0e0 T dml32_CalculateStutterEfficiency
-ffffffff821f0030 T dml32_CalculateMaxDETAndMinCompressedBufferSize
-ffffffff821f0120 T dml32_CalculateVActiveBandwithSupport
-ffffffff821f02b0 T dml32_CalculatePrefetchBandwithSupport
-ffffffff821f0550 T dml32_CalculateBandwidthAvailableForImmediateFlip
-ffffffff821f06a0 T dml32_CalculateImmediateFlipBandwithSupport
-ffffffff821f08f0 T dml32_CalculateDETSwathFillLatencyHiding
-ffffffff821f1000 T dml32_rq_dlg_get_rq_reg
-ffffffff821f16a0 T dml32_rq_dlg_get_dlg_reg
-ffffffff821f4000 T dcn321_insert_entry_into_table_sorted
-ffffffff821f4430 T dcn321_update_bw_bounding_box_fpu
-ffffffff821f6000 T dml_init_instance
-ffffffff821f6310 T dml_get_status_message
-ffffffff821f6350 T dml_log_pipe_params
-ffffffff821f6380 T dml_log_mode_support_params
-ffffffff821f7000 T dml_get_voltage_level
-ffffffff821f71f0 t fetch_socbb_params
-ffffffff821f7700 t fetch_ip_params
-ffffffff821f7ba0 t fetch_pipe_params
-ffffffff821f8ca0 T PixelClockAdjustmentForProgressiveToInterlaceUnit
-ffffffff821f8d20 T get_clk_dcf_deepsleep
-ffffffff821f8e30 T get_wm_urgent
-ffffffff821f8f40 T get_wm_memory_trip
-ffffffff821f9050 T get_wm_writeback_urgent
-ffffffff821f9160 T get_wm_stutter_exit
-ffffffff821f9270 T get_wm_stutter_enter_exit
-ffffffff821f9380 T get_wm_z8_stutter_exit
-ffffffff821f9490 T get_wm_z8_stutter_enter_exit
-ffffffff821f95a0 T get_stutter_efficiency_z8
-ffffffff821f96b0 T get_stutter_num_bursts_z8
-ffffffff821f97c0 T get_wm_dram_clock_change
-ffffffff821f98d0 T get_wm_writeback_dram_clock_change
-ffffffff821f99e0 T get_stutter_efficiency
-ffffffff821f9af0 T get_stutter_efficiency_no_vblank
-ffffffff821f9c00 T get_stutter_period
-ffffffff821f9d10 T get_urgent_latency
-ffffffff821f9e20 T get_urgent_extra_latency
-ffffffff821f9f30 T get_nonurgent_latency
-ffffffff821fa040 T get_dram_clock_change_latency
-ffffffff821fa150 T get_dispclk_calculated
-ffffffff821fa260 T get_total_data_read_bw
-ffffffff821fa370 T get_return_bw
-ffffffff821fa480 T get_tcalc
-ffffffff821fa590 T get_fraction_of_urgent_bandwidth
-ffffffff821fa6a0 T get_fraction_of_urgent_bandwidth_imm_flip
-ffffffff821fa7b0 T get_cstate_max_cap_mode
-ffffffff821fa8d0 T get_comp_buffer_size_kbytes
-ffffffff821fa9e0 T get_pixel_chunk_size_in_kbyte
-ffffffff821fab00 T get_alpha_pixel_chunk_size_in_kbyte
-ffffffff821fac20 T get_meta_chunk_size_in_kbyte
-ffffffff821fad40 T get_min_pixel_chunk_size_in_byte
-ffffffff821fae50 T get_min_meta_chunk_size_in_byte
-ffffffff821faf70 T get_fclk_watermark
-ffffffff821fb080 T get_usr_retraining_watermark
-ffffffff821fb190 T get_comp_buffer_reserved_space_kbytes
-ffffffff821fb2b0 T get_comp_buffer_reserved_space_64bytes
-ffffffff821fb3d0 T get_comp_buffer_reserved_space_zs
-ffffffff821fb4f0 T get_unbounded_request_enabled
-ffffffff821fb610 T get_dsc_delay
-ffffffff821fb740 T get_dppclk_calculated
-ffffffff821fb860 T get_dscclk_calculated
-ffffffff821fb980 T get_min_ttu_vblank
-ffffffff821fbaa0 T get_min_ttu_vblank_in_us
-ffffffff821fbbc0 T get_vratio_prefetch_l
-ffffffff821fbce0 T get_vratio_prefetch_c
-ffffffff821fbe00 T get_dst_x_after_scaler
-ffffffff821fbf20 T get_dst_y_after_scaler
-ffffffff821fc040 T get_dst_y_per_vm_vblank
-ffffffff821fc160 T get_dst_y_per_row_vblank
-ffffffff821fc280 T get_dst_y_prefetch
-ffffffff821fc3a0 T get_dst_y_per_vm_flip
-ffffffff821fc4c0 T get_dst_y_per_row_flip
-ffffffff821fc5e0 T get_refcyc_per_vm_group_vblank
-ffffffff821fc700 T get_refcyc_per_vm_group_flip
-ffffffff821fc820 T get_refcyc_per_vm_req_vblank
-ffffffff821fc940 T get_refcyc_per_vm_req_flip
-ffffffff821fca60 T get_refcyc_per_vm_group_vblank_in_us
-ffffffff821fcb80 T get_refcyc_per_vm_group_flip_in_us
-ffffffff821fcca0 T get_refcyc_per_vm_req_vblank_in_us
-ffffffff821fcdc0 T get_refcyc_per_vm_req_flip_in_us
-ffffffff821fcee0 T get_refcyc_per_vm_dmdata_in_us
-ffffffff821fd000 T get_dmdata_dl_delta_in_us
-ffffffff821fd120 T get_refcyc_per_line_delivery_l_in_us
-ffffffff821fd240 T get_refcyc_per_line_delivery_c_in_us
-ffffffff821fd360 T get_refcyc_per_line_delivery_pre_l_in_us
-ffffffff821fd480 T get_refcyc_per_line_delivery_pre_c_in_us
-ffffffff821fd5a0 T get_refcyc_per_req_delivery_l_in_us
-ffffffff821fd6c0 T get_refcyc_per_req_delivery_c_in_us
-ffffffff821fd7e0 T get_refcyc_per_req_delivery_pre_l_in_us
-ffffffff821fd900 T get_refcyc_per_req_delivery_pre_c_in_us
-ffffffff821fda20 T get_refcyc_per_cursor_req_delivery_in_us
-ffffffff821fdb40 T get_refcyc_per_cursor_req_delivery_pre_in_us
-ffffffff821fdc60 T get_refcyc_per_meta_chunk_nom_l_in_us
-ffffffff821fdd80 T get_refcyc_per_meta_chunk_nom_c_in_us
-ffffffff821fdea0 T get_refcyc_per_meta_chunk_vblank_l_in_us
-ffffffff821fdfc0 T get_refcyc_per_meta_chunk_vblank_c_in_us
-ffffffff821fe0e0 T get_refcyc_per_meta_chunk_flip_l_in_us
-ffffffff821fe200 T get_refcyc_per_meta_chunk_flip_c_in_us
-ffffffff821fe320 T get_vstartup
-ffffffff821fe450 T get_vupdate_offset
-ffffffff821fe580 T get_vupdate_width
-ffffffff821fe6a0 T get_vready_offset
-ffffffff821fe7c0 T get_vready_at_or_after_vsync
-ffffffff821fe8f0 T get_min_dst_y_next_start
-ffffffff821fea20 T get_dst_y_per_pte_row_nom_l
-ffffffff821feb40 T get_dst_y_per_pte_row_nom_c
-ffffffff821fec60 T get_dst_y_per_meta_row_nom_l
-ffffffff821fed80 T get_dst_y_per_meta_row_nom_c
-ffffffff821feea0 T get_refcyc_per_pte_group_nom_l_in_us
-ffffffff821fefc0 T get_refcyc_per_pte_group_nom_c_in_us
-ffffffff821ff0e0 T get_refcyc_per_pte_group_vblank_l_in_us
-ffffffff821ff200 T get_refcyc_per_pte_group_vblank_c_in_us
-ffffffff821ff320 T get_refcyc_per_pte_group_flip_l_in_us
-ffffffff821ff440 T get_refcyc_per_pte_group_flip_c_in_us
-ffffffff821ff560 T get_vstartup_calculated
-ffffffff821ff690 T get_dpte_row_height_linear_c
-ffffffff821ff7c0 T get_swath_height_l
-ffffffff821ff8f0 T get_swath_height_c
-ffffffff821ffa20 T get_det_stored_buffer_size_l_bytes
-ffffffff821ffb50 T get_det_stored_buffer_size_c_bytes
-ffffffff821ffc80 T get_dpte_group_size_in_bytes
-ffffffff821ffdb0 T get_vm_group_size_in_bytes
-ffffffff821ffee0 T get_dpte_row_height_linear_l
-ffffffff82200010 T get_pte_buffer_mode
-ffffffff82200140 T get_subviewport_lines_needed_in_mall
-ffffffff82200270 T get_total_immediate_flip_bytes
-ffffffff82200390 T get_total_immediate_flip_bw
-ffffffff82200570 T get_total_prefetch_bw
-ffffffff82200750 T get_total_surface_size_in_mall_bytes
-ffffffff82200900 T get_det_buffer_size_kbytes
-ffffffff82200a30 T get_is_phantom_pipe
-ffffffff82200b60 T Calculate256BBlockSizes
-ffffffff82200c50 T CalculateMinAndMaxPrefetchMode
-ffffffff82200cd0 T ModeSupportAndSystemConfiguration
-ffffffff82200ff0 T CalculateWriteBackDISPCLK
-ffffffff82202000 T print__rq_params_st
-ffffffff82202030 T print__data_rq_sizing_params_st
-ffffffff82202060 T print__data_rq_dlg_params_st
-ffffffff82202090 T print__data_rq_misc_params_st
-ffffffff822020c0 T print__rq_dlg_params_st
-ffffffff822020f0 T print__dlg_sys_params_st
-ffffffff82202120 T print__data_rq_regs_st
-ffffffff82202150 T print__rq_regs_st
-ffffffff82202180 T print__dlg_regs_st
-ffffffff822021b0 T print__ttu_regs_st
-ffffffff82203000 T dml1_extract_rq_regs
-ffffffff82203330 T dml1_rq_dlg_get_rq_params
-ffffffff82203500 t get_surf_rq_param
-ffffffff82204200 T dml1_rq_dlg_get_dlg_params
-ffffffff82207000 T _do_calc_rc_params
-ffffffff82208040 t get_qp_set
-ffffffff82209000 T dc_dsc_parse_dsc_dpcd
-ffffffff822092a0 t dsc_throughput_from_dpcd
-ffffffff82209460 T dc_dsc_compute_bandwidth_range
-ffffffff82209640 t intersect_dsc_caps
-ffffffff82209800 t setup_dsc_config
-ffffffff8220a1d0 T dc_dsc_compute_config
-ffffffff8220a2d0 T dc_dsc_stream_bandwidth_in_kbps
-ffffffff8220a430 T dc_dsc_stream_bandwidth_overhead_in_kbps
-ffffffff8220a580 T dc_dsc_get_policy_for_timing
-ffffffff8220a620 T dc_dsc_policy_set_max_target_bpp_limit
-ffffffff8220a650 T dc_dsc_policy_set_enable_dsc_when_not_needed
-ffffffff8220a680 T dc_dsc_policy_set_disable_dsc_stream_overhead
-ffffffff8220b000 T calc_rc_params
-ffffffff8220c000 T dscc_compute_dsc_parameters
-ffffffff8220d000 T dal_hw_factory_dce110_init
-ffffffff8220d060 t define_hpd_registers
-ffffffff8220d0b0 t define_ddc_registers
-ffffffff8220e000 T dal_hw_translate_dce110_init
-ffffffff8220e030 t offset_to_id
-ffffffff8220e390 t id_to_offset
-ffffffff8220f000 T dal_hw_factory_dce120_init
-ffffffff8220f060 t define_hpd_registers
-ffffffff8220f0b0 t define_ddc_registers
-ffffffff82210000 T dal_hw_translate_dce120_init
-ffffffff82210030 t offset_to_id
-ffffffff822103a0 t id_to_offset
-ffffffff82211000 T dal_hw_factory_dce80_init
-ffffffff82211060 t define_hpd_registers
-ffffffff822110b0 t define_ddc_registers
-ffffffff82212000 T dal_hw_translate_dce80_init
-ffffffff82212030 t offset_to_id
-ffffffff822127b0 t id_to_offset
-ffffffff82213000 T dal_hw_factory_dcn10_init
-ffffffff82213060 t define_hpd_registers
-ffffffff822130b0 t define_ddc_registers
-ffffffff82213150 t define_generic_registers
-ffffffff82214000 T dal_hw_translate_dcn10_init
-ffffffff82214030 t offset_to_id
-ffffffff82214390 t id_to_offset
-ffffffff82215000 T dal_hw_factory_dcn20_init
-ffffffff82215060 t define_hpd_registers
-ffffffff822150b0 t define_ddc_registers
-ffffffff82215160 t define_generic_registers
-ffffffff82216000 T dal_hw_translate_dcn20_init
-ffffffff82216030 t offset_to_id
-ffffffff822162b0 t id_to_offset
-ffffffff82217000 T dal_hw_factory_dcn21_init
-ffffffff82217060 t define_hpd_registers
-ffffffff822170b0 t define_ddc_registers
-ffffffff82217160 t define_generic_registers
-ffffffff82218000 T dal_hw_translate_dcn21_init
-ffffffff82218030 t offset_to_id
-ffffffff822182b0 t id_to_offset
-ffffffff82219000 T dal_hw_factory_dcn30_init
-ffffffff82219060 t define_hpd_registers
-ffffffff822190b0 t define_ddc_registers
-ffffffff82219160 t define_generic_registers
-ffffffff8221a000 T dal_hw_translate_dcn30_init
-ffffffff8221a030 t offset_to_id
-ffffffff8221a2c0 t id_to_offset
-ffffffff8221b000 T dal_hw_factory_dcn315_init
-ffffffff8221b060 t define_hpd_registers
-ffffffff8221b0b0 t define_ddc_registers
-ffffffff8221b160 t define_generic_registers
-ffffffff8221c000 T dal_hw_translate_dcn315_init
-ffffffff8221c030 t offset_to_id
-ffffffff8221c2b0 t id_to_offset
-ffffffff8221d000 T dal_hw_factory_dcn32_init
-ffffffff8221d060 t define_hpd_registers
-ffffffff8221d0b0 t define_ddc_registers
-ffffffff8221d160 t define_generic_registers
-ffffffff8221e000 T dal_hw_translate_dcn32_init
-ffffffff8221e030 t offset_to_id
-ffffffff8221e290 t id_to_offset
-ffffffff8221f000 T dal_gpio_open
-ffffffff8221f0c0 T dal_gpio_open_ex
-ffffffff8221f180 T dal_gpio_get_value
-ffffffff8221f200 T dal_gpio_set_value
-ffffffff8221f280 T dal_gpio_get_mode
-ffffffff8221f2b0 T dal_gpio_lock_pin
-ffffffff8221f2d0 T dal_gpio_unlock_pin
-ffffffff8221f2f0 T dal_gpio_change_mode
-ffffffff8221f370 T dal_gpio_get_id
-ffffffff8221f3a0 T dal_gpio_get_enum
-ffffffff8221f3d0 T dal_gpio_set_config
-ffffffff8221f450 T dal_gpio_get_pin_info
-ffffffff8221f4b0 T dal_gpio_get_sync_source
-ffffffff8221f540 T dal_gpio_get_output_state
-ffffffff8221f570 T dal_gpio_get_ddc
-ffffffff8221f5a0 T dal_gpio_get_hpd
-ffffffff8221f5d0 T dal_gpio_get_generic
-ffffffff8221f600 T dal_gpio_close
-ffffffff8221f650 T dal_gpio_create
-ffffffff8221f7e0 T dal_gpio_destroy
-ffffffff82220000 T dal_gpio_service_create
-ffffffff82220260 T dal_gpio_service_create_irq
-ffffffff82220320 T dal_gpio_create_irq
-ffffffff822203a0 T dal_gpio_service_create_generic_mux
-ffffffff82220440 T dal_gpio_destroy_generic_mux
-ffffffff822204d0 T dal_gpio_get_generic_pin_info
-ffffffff82220530 T dal_gpio_service_destroy
-ffffffff82220660 T dal_mux_setup_config
-ffffffff822206c0 T dal_gpio_service_lock
-ffffffff82220740 T dal_gpio_service_unlock
-ffffffff822207c0 T dal_gpio_service_open
-ffffffff82220a00 T dal_gpio_service_close
-ffffffff82220aa0 T dal_irq_get_source
-ffffffff82220b10 T dal_irq_get_rx_source
-ffffffff82220b60 T dal_irq_setup_hpd_filter
-ffffffff82220bc0 T dal_gpio_destroy_irq
-ffffffff82220c50 T dal_gpio_create_ddc
-ffffffff82220dc0 T dal_gpio_destroy_ddc
-ffffffff82220e90 T dal_ddc_close
-ffffffff82220ee0 T dal_ddc_open
-ffffffff82221040 T dal_ddc_change_mode
-ffffffff822210e0 T dal_ddc_get_line
-ffffffff82221100 T dal_ddc_set_config
-ffffffff82222000 T dal_hw_ddc_init
-ffffffff82222100 T dal_hw_ddc_get_pin
-ffffffff82222110 t dal_hw_ddc_destroy
-ffffffff82222170 t set_config
-ffffffff82223000 T dal_hw_factory_init
-ffffffff82224000 T dal_hw_generic_init
-ffffffff82224100 T dal_hw_generic_get_pin
-ffffffff82224110 t dal_hw_generic_destroy
-ffffffff82224170 t set_config
-ffffffff82225000 T dal_hw_gpio_open
-ffffffff822250b0 T dal_hw_gpio_config_mode
-ffffffff822251a0 T dal_hw_gpio_get_value
-ffffffff82225200 T dal_hw_gpio_set_value
-ffffffff82225290 T dal_hw_gpio_change_mode
-ffffffff822252a0 T dal_hw_gpio_close
-ffffffff82225350 T dal_hw_gpio_construct
-ffffffff822253b0 T dal_hw_gpio_destruct
-ffffffff82226000 T dal_hw_hpd_init
-ffffffff82226100 T dal_hw_hpd_get_pin
-ffffffff82226110 t dal_hw_hpd_destroy
-ffffffff82226170 t get_value
-ffffffff82226210 t set_config
-ffffffff82227000 T dal_hw_translate_init
-ffffffff82228000 T dc_process_hdcp_msg
-ffffffff82228180 t hdmi_14_process_transaction
-ffffffff822282e0 t dp_11_process_transaction
-ffffffff82229000 T dal_irq_service_dummy_set
-ffffffff82229050 T dal_irq_service_dummy_ack
-ffffffff822290a0 T dce110_vblank_set
-ffffffff82229170 T to_dal_irq_source_dce110
-ffffffff822292f0 T dal_irq_service_dce110_create
-ffffffff82229370 t hpd_ack
-ffffffff8222a000 T dal_irq_service_dce120_create
-ffffffff8222a080 t hpd_ack
-ffffffff8222b000 T dal_irq_service_dce80_create
+ffffffff81f602f0 t phy_id_to_atom
+ffffffff81f60330 t disp_power_gating_action_to_atom
+ffffffff81f603a0 t dc_clock_type_to_atom
+ffffffff81f60420 t transmitter_color_depth_to_atom
+ffffffff81f61000 T dal_cmd_tbl_helper_dce80_get_table
+ffffffff81f61030 t encoder_action_to_atom
+ffffffff81f610b0 t engine_bp_to_atom
+ffffffff81f61100 t clock_source_id_to_atom
+ffffffff81f611d0 t clock_source_id_to_atom_phy_clk_src_id
+ffffffff81f61220 t signal_type_to_atom_dig_mode
+ffffffff81f61280 t hpd_sel_to_atom
+ffffffff81f612c0 t dig_encoder_sel_to_atom
+ffffffff81f61310 t phy_id_to_atom
+ffffffff81f61350 t disp_power_gating_action_to_atom
+ffffffff81f62000 T clk_mgr_helper_get_active_display_cnt
+ffffffff81f620e0 T clk_mgr_helper_get_active_plane_cnt
+ffffffff81f62190 T clk_mgr_exit_optimized_pwr_state
+ffffffff81f62290 T clk_mgr_optimize_pwr_state
+ffffffff81f623a0 T dc_clk_mgr_create
+ffffffff81f62a80 T dc_destroy_clk_mgr
+ffffffff81f63000 T dentist_get_divider_from_did
+ffffffff81f63070 T dce_adjust_dp_ref_freq_for_ss
+ffffffff81f63180 T dce_get_dp_ref_freq_khz
+ffffffff81f632b0 T dce12_get_dp_ref_freq_khz
+ffffffff81f632d0 T dce_get_max_pixel_clock_for_all_paths
+ffffffff81f634e0 T dce_get_required_clocks_state
+ffffffff81f63590 T dce_set_clock
+ffffffff81f636f0 T dce_clock_read_ss_info
+ffffffff81f63830 T dce_clk_mgr_construct
+ffffffff81f63a20 t dce_update_clocks
+ffffffff81f64000 T dce110_get_min_vblank_time_us
+ffffffff81f64080 T dce110_fill_display_configs
+ffffffff81f642e0 T dce11_pplib_apply_display_requirements
+ffffffff81f645d0 T dce110_clk_mgr_construct
+ffffffff81f64680 t dce11_update_clocks
+ffffffff81f65000 T dce112_set_clock
+ffffffff81f651a0 T dce112_set_dispclk
+ffffffff81f652d0 T dce112_set_dprefclk
+ffffffff81f65340 T dce112_clk_mgr_construct
+ffffffff81f653f0 t dce112_update_clocks
+ffffffff81f66000 T dce120_clk_mgr_construct
+ffffffff81f66090 T dce121_clk_mgr_construct
+ffffffff81f661c0 t dce12_update_clocks
+ffffffff81f67000 T rv1_clk_mgr_construct
+ffffffff81f670c0 t rv1_update_clocks
+ffffffff81f675b0 t rv1_init_clocks
+ffffffff81f67640 t rv1_enable_pme_wa
+ffffffff81f68000 T rv1_vbios_smu_set_dispclk
+ffffffff81f680f0 t rv1_vbios_smu_send_msg_with_param
+ffffffff81f68200 T rv1_vbios_smu_set_dprefclk
+ffffffff81f69000 T rv2_clk_mgr_construct
+ffffffff81f6a000 T dentist_get_did_from_divider
+ffffffff81f6a090 T dcn20_update_clocks_update_dpp_dto
+ffffffff81f6a160 T dcn20_update_clocks_update_dentist
+ffffffff81f6a680 T dcn2_update_clocks
+ffffffff81f6abf0 T dcn2_read_clocks_from_hw_dentist
+ffffffff81f6acc0 T dcn2_update_clocks_fpga
+ffffffff81f6ae40 T dcn2_init_clocks
+ffffffff81f6aee0 T dcn2_get_clock
+ffffffff81f6af50 T dcn20_clk_mgr_construct
+ffffffff81f6b0a0 t dcn2_enable_pme_wa
+ffffffff81f6b0f0 t dcn2_are_clock_states_equal
+ffffffff81f6b160 t dcn2_notify_link_rate_change
+ffffffff81f6c000 t dcn201_update_clocks
+ffffffff81f6c240 t dcn201_init_clocks
+ffffffff81f6c2e0 T dcn201_clk_mgr_construct
+ffffffff81f6d000 T rn_clk_mgr_construct
+ffffffff81f6d8e0 t rn_update_clocks
+ffffffff81f6de80 t rn_set_low_power_state
+ffffffff81f6e050 t rn_init_clocks
+ffffffff81f6e0f0 t rn_enable_pme_wa
+ffffffff81f6e100 t rn_are_clock_states_equal
+ffffffff81f6e150 t rn_notify_wm_ranges
+ffffffff81f6e4e0 t rn_notify_link_rate_change
+ffffffff81f6f000 T rn_vbios_smu_get_smu_version
+ffffffff81f6f020 t rn_vbios_smu_send_msg_with_param
+ffffffff81f6f1b0 T rn_vbios_smu_set_dispclk
+ffffffff81f6f2f0 T rn_vbios_smu_set_dprefclk
+ffffffff81f6f360 T rn_vbios_smu_set_hard_min_dcfclk
+ffffffff81f6f3e0 T rn_vbios_smu_set_min_deep_sleep_dcfclk
+ffffffff81f6f460 T rn_vbios_smu_set_phyclk
+ffffffff81f6f4a0 T rn_vbios_smu_set_dppclk
+ffffffff81f6f560 T rn_vbios_smu_set_dcn_low_power_state
+ffffffff81f6f580 T rn_vbios_smu_enable_48mhz_tmdp_refclk_pwrdwn
+ffffffff81f6f5a0 T rn_vbios_smu_enable_pme_wa
+ffffffff81f6f5c0 T rn_vbios_smu_is_periodic_retraining_disabled
+ffffffff81f70000 T dcn3_init_clocks
+ffffffff81f703d0 t dcn3_init_clocks_fpga
+ffffffff81f703e0 T dcn3_clk_mgr_construct
+ffffffff81f70540 T dcn3_clk_mgr_destroy
+ffffffff81f705b0 t dcn3_update_clocks
+ffffffff81f70a10 t dcn3_enable_pme_wa
+ffffffff81f70a50 t dcn3_are_clock_states_equal
+ffffffff81f70ab0 t dcn3_notify_wm_ranges
+ffffffff81f70d40 t dcn30_notify_link_rate_change
+ffffffff81f70e60 t dcn3_set_hard_min_memclk
+ffffffff81f70f00 t dcn3_set_hard_max_memclk
+ffffffff81f70f60 t dcn3_set_max_memclk
+ffffffff81f70fa0 t dcn3_set_min_memclk
+ffffffff81f70fe0 t dcn3_get_memclk_states_from_smu
+ffffffff81f71120 t dcn3_is_smu_present
+ffffffff81f72000 T dcn30_smu_test_message
+ffffffff81f72070 t dcn30_smu_send_msg_with_param
+ffffffff81f721d0 T dcn30_smu_get_smu_version
+ffffffff81f721f0 T dcn30_smu_check_driver_if_version
+ffffffff81f72240 T dcn30_smu_check_msg_header_version
+ffffffff81f72290 T dcn30_smu_set_dram_addr_high
+ffffffff81f722b0 T dcn30_smu_set_dram_addr_low
+ffffffff81f722d0 T dcn30_smu_transfer_wm_table_smu_2_dram
+ffffffff81f722f0 T dcn30_smu_transfer_wm_table_dram_2_smu
+ffffffff81f72310 T dcn30_smu_set_hard_min_by_freq
+ffffffff81f72360 T dcn30_smu_set_hard_max_by_freq
+ffffffff81f723b0 T dcn30_smu_get_dpm_freq_by_index
+ffffffff81f72400 T dcn30_smu_get_dc_mode_max_dpm_freq
+ffffffff81f72450 T dcn30_smu_set_min_deep_sleep_dcef_clk
+ffffffff81f72470 T dcn30_smu_set_num_of_displays
+ffffffff81f72490 T dcn30_smu_set_display_refresh_from_mall
+ffffffff81f724c0 T dcn30_smu_set_external_client_df_cstate_allow
+ffffffff81f724e0 T dcn30_smu_set_pme_workaround
+ffffffff81f73000 T dcn301_smu_get_smu_version
+ffffffff81f73070 t dcn301_smu_send_msg_with_param
+ffffffff81f731f0 T dcn301_smu_set_dispclk
+ffffffff81f73290 T dcn301_smu_set_dprefclk
+ffffffff81f73340 T dcn301_smu_set_hard_min_dcfclk
+ffffffff81f733e0 T dcn301_smu_set_min_deep_sleep_dcfclk
+ffffffff81f73480 T dcn301_smu_set_dppclk
+ffffffff81f73520 T dcn301_smu_set_display_idle_optimization
+ffffffff81f73570 T dcn301_smu_enable_phy_refclk_pwrdwn
+ffffffff81f735c0 T dcn301_smu_enable_pme_wa
+ffffffff81f735e0 T dcn301_smu_set_dram_addr_high
+ffffffff81f73630 T dcn301_smu_set_dram_addr_low
+ffffffff81f73680 T dcn301_smu_transfer_dpm_table_smu_2_dram
+ffffffff81f736a0 T dcn301_smu_transfer_wm_table_dram_2_smu
+ffffffff81f74000 T vg_clk_mgr_construct
+ffffffff81f747f0 T vg_clk_mgr_destroy
+ffffffff81f74840 t vg_update_clocks
+ffffffff81f74bd0 t vg_init_clocks
+ffffffff81f74c70 t vg_enable_pme_wa
+ffffffff81f74c80 t vg_are_clock_states_equal
+ffffffff81f74cd0 t vg_notify_wm_ranges
+ffffffff81f76000 T dcn31_update_clocks
+ffffffff81f76620 T dcn31_init_clocks
+ffffffff81f766d0 T dcn31_are_clock_states_equal
+ffffffff81f76730 T dcn31_get_dtb_ref_freq_khz
+ffffffff81f76760 T dcn31_clk_mgr_construct
+ffffffff81f76dd0 T dcn31_clk_mgr_destroy
+ffffffff81f76e20 t dcn31_set_low_power_state
+ffffffff81f77000 t dcn31_enable_pme_wa
+ffffffff81f77010 t dcn31_notify_wm_ranges
+ffffffff81f773b0 t find_clk_for_voltage
+ffffffff81f78000 T dcn31_smu_get_smu_version
+ffffffff81f78020 t dcn31_smu_send_msg_with_param
+ffffffff81f78220 T dcn31_smu_set_dispclk
+ffffffff81f78290 T dcn31_smu_set_dprefclk
+ffffffff81f78300 T dcn31_smu_set_hard_min_dcfclk
+ffffffff81f78380 T dcn31_smu_set_min_deep_sleep_dcfclk
+ffffffff81f78400 T dcn31_smu_set_dppclk
+ffffffff81f78470 T dcn31_smu_set_display_idle_optimization
+ffffffff81f784c0 T dcn31_smu_enable_phy_refclk_pwrdwn
+ffffffff81f78510 T dcn31_smu_enable_pme_wa
+ffffffff81f78550 T dcn31_smu_set_dram_addr_high
+ffffffff81f78590 T dcn31_smu_set_dram_addr_low
+ffffffff81f785d0 T dcn31_smu_transfer_dpm_table_smu_2_dram
+ffffffff81f78610 T dcn31_smu_transfer_wm_table_dram_2_smu
+ffffffff81f78650 T dcn31_smu_set_zstate_support
+ffffffff81f786c0 T dcn31_smu_set_dtbclk
+ffffffff81f79000 T dcn314_update_clocks
+ffffffff81f796d0 T dcn314_are_clock_states_equal
+ffffffff81f79730 T dcn314_clk_mgr_construct
+ffffffff81f7a440 T dcn314_clk_mgr_destroy
+ffffffff81f7a490 t dcn314_enable_pme_wa
+ffffffff81f7a4a0 t dcn314_notify_wm_ranges
+ffffffff81f7b000 T dcn314_smu_get_smu_version
+ffffffff81f7b020 t dcn314_smu_send_msg_with_param
+ffffffff81f7b240 T dcn314_smu_set_dispclk
+ffffffff81f7b2b0 T dcn314_smu_set_dprefclk
+ffffffff81f7b320 T dcn314_smu_set_hard_min_dcfclk
+ffffffff81f7b3a0 T dcn314_smu_set_min_deep_sleep_dcfclk
+ffffffff81f7b420 T dcn314_smu_set_dppclk
+ffffffff81f7b490 T dcn314_smu_set_display_idle_optimization
+ffffffff81f7b4e0 T dcn314_smu_enable_phy_refclk_pwrdwn
+ffffffff81f7b530 T dcn314_smu_enable_pme_wa
+ffffffff81f7b570 T dcn314_smu_set_dram_addr_high
+ffffffff81f7b5b0 T dcn314_smu_set_dram_addr_low
+ffffffff81f7b5f0 T dcn314_smu_transfer_dpm_table_smu_2_dram
+ffffffff81f7b630 T dcn314_smu_transfer_wm_table_dram_2_smu
+ffffffff81f7b670 T dcn314_smu_set_zstate_support
+ffffffff81f7b6c0 T dcn314_smu_set_dtbclk
+ffffffff81f7c000 T dcn315_clk_mgr_construct
+ffffffff81f7c9c0 T dcn315_clk_mgr_destroy
+ffffffff81f7ca10 t dcn315_update_clocks
+ffffffff81f7d000 t dcn315_enable_pme_wa
+ffffffff81f7d010 t dcn315_notify_wm_ranges
+ffffffff81f7e000 T dcn315_smu_get_smu_version
+ffffffff81f7e020 t dcn315_smu_send_msg_with_param
+ffffffff81f7e1b0 T dcn315_smu_set_dispclk
+ffffffff81f7e220 T dcn315_smu_set_hard_min_dcfclk
+ffffffff81f7e2a0 T dcn315_smu_set_min_deep_sleep_dcfclk
+ffffffff81f7e320 T dcn315_smu_set_dppclk
+ffffffff81f7e390 T dcn315_smu_set_display_idle_optimization
+ffffffff81f7e3e0 T dcn315_smu_enable_phy_refclk_pwrdwn
+ffffffff81f7e430 T dcn315_smu_enable_pme_wa
+ffffffff81f7e470 T dcn315_smu_set_dram_addr_high
+ffffffff81f7e4b0 T dcn315_smu_set_dram_addr_low
+ffffffff81f7e4f0 T dcn315_smu_transfer_dpm_table_smu_2_dram
+ffffffff81f7e530 T dcn315_smu_transfer_wm_table_dram_2_smu
+ffffffff81f7e570 T dcn315_smu_get_dpref_clk
+ffffffff81f7e5d0 T dcn315_smu_get_dtbclk
+ffffffff81f7e630 T dcn315_smu_set_dtbclk
+ffffffff81f7f000 T dcn316_clk_mgr_construct
+ffffffff81f7f6a0 T dcn316_clk_mgr_destroy
+ffffffff81f7f6f0 t dcn316_update_clocks
+ffffffff81f7fd20 t dcn316_enable_pme_wa
+ffffffff81f7fd30 t dcn316_notify_wm_ranges
+ffffffff81f800c0 t find_clk_for_voltage
+ffffffff81f81000 T dcn316_smu_get_smu_version
+ffffffff81f81020 t dcn316_smu_send_msg_with_param
+ffffffff81f811b0 T dcn316_smu_set_dispclk
+ffffffff81f81220 T dcn316_smu_set_hard_min_dcfclk
+ffffffff81f812a0 T dcn316_smu_set_min_deep_sleep_dcfclk
+ffffffff81f81320 T dcn316_smu_set_dppclk
+ffffffff81f81390 T dcn316_smu_set_display_idle_optimization
+ffffffff81f813e0 T dcn316_smu_enable_phy_refclk_pwrdwn
+ffffffff81f81430 T dcn316_smu_set_dram_addr_high
+ffffffff81f81470 T dcn316_smu_set_dram_addr_low
+ffffffff81f814b0 T dcn316_smu_transfer_dpm_table_smu_2_dram
+ffffffff81f814f0 T dcn316_smu_transfer_wm_table_dram_2_smu
+ffffffff81f81530 T dcn316_smu_enable_pme_wa
+ffffffff81f81570 T dcn316_smu_set_dtbclk
+ffffffff81f815b0 T dcn316_smu_get_dpref_clk
+ffffffff81f81610 T dcn316_smu_get_smu_fclk
+ffffffff81f82000 T dcn32_init_clocks
+ffffffff81f824e0 T dcn32_clk_mgr_construct
+ffffffff81f827b0 t dcn32_dump_clk_registers
+ffffffff81f829d0 T dcn32_clk_mgr_destroy
+ffffffff81f82a40 t dcn32_update_clocks
+ffffffff81f83190 t dcn32_enable_pme_wa
+ffffffff81f831d0 t dcn32_are_clock_states_equal
+ffffffff81f83240 t dcn32_notify_wm_ranges
+ffffffff81f833c0 t dcn32_set_hard_min_memclk
+ffffffff81f83460 t dcn32_set_hard_max_memclk
+ffffffff81f834c0 t dcn32_get_memclk_states_from_smu
+ffffffff81f836b0 t dcn32_is_smu_present
+ffffffff81f84000 T dcn32_smu_send_fclk_pstate_message
+ffffffff81f84020 t dcn32_smu_send_msg_with_param
+ffffffff81f84160 T dcn32_smu_send_cab_for_uclk_message
+ffffffff81f84190 T dcn32_smu_transfer_wm_table_dram_2_smu
+ffffffff81f841b0 T dcn32_smu_set_pme_workaround
+ffffffff81f841d0 T dcn32_smu_set_hard_min_by_freq
+ffffffff81f85000 T dc_stream_adjust_vmin_vmax
+ffffffff81f85180 T dc_stream_get_last_used_drr_vtotal
+ffffffff81f852e0 T dc_stream_get_crtc_position
+ffffffff81f85510 T dc_stream_configure_crc
+ffffffff81f85760 T dc_stream_get_crc
+ffffffff81f85840 T dc_stream_set_dyn_expansion
+ffffffff81f85ab0 T dc_stream_set_dither_option
+ffffffff81f85c20 T dc_stream_set_gamut_remap
+ffffffff81f85da0 T dc_stream_program_csc_matrix
+ffffffff81f85fc0 T dc_stream_set_static_screen_params
+ffffffff81f86150 T dc_create
+ffffffff81f86af0 t dc_construct_ctx
+ffffffff81f86c50 t dc_destruct
+ffffffff81f86f20 T dc_hardware_init
+ffffffff81f87030 T dc_init_callbacks
+ffffffff81f87060 T dc_deinit_callbacks
+ffffffff81f87090 T dc_destroy
+ffffffff81f870e0 T dc_validate_boot_timing
+ffffffff81f87470 T dc_enable_stereo
+ffffffff81f87570 T dc_trigger_sync
+ffffffff81f87b90 T dc_z10_restore
+ffffffff81f87bd0 T dc_z10_save_init
+ffffffff81f87c10 T dc_commit_state
+ffffffff81f87d40 t dc_commit_state_no_check
+ffffffff81f891c0 T dc_acquire_release_mpc_3dlut
+ffffffff81f892b0 T dc_post_update_surfaces_to_stream
+ffffffff81f896c0 T dc_create_state
+ffffffff81f89750 T dc_copy_state
+ffffffff81f89940 T dc_retain_state
+ffffffff81f89970 T dc_release_state
+ffffffff81f899e0 T dc_set_generic_gpio_for_stereo
+ffffffff81f89af0 T dc_check_update_surfaces_for_stream
+ffffffff81f8a760 T dc_dmub_update_dirty_rect
+ffffffff81f8a9f0 T dc_update_planes_and_stream
+ffffffff81f8b140 t commit_minimal_transition_state
+ffffffff81f8b4d0 t commit_planes_for_stream
+ffffffff81f8cbc0 T dc_commit_updates_for_stream
+ffffffff81f8cfc0 t copy_surface_update_to_plane
+ffffffff81f8d3c0 t copy_stream_update_to_stream
+ffffffff81f8d9f0 T dc_get_current_stream_count
+ffffffff81f8da30 T dc_get_stream_at_index
+ffffffff81f8da80 T dc_interrupt_to_irq_source
+ffffffff81f8daa0 T dc_interrupt_set
+ffffffff81f8daf0 T dc_interrupt_ack
+ffffffff81f8db10 T dc_power_down_on_boot
+ffffffff81f8db60 T dc_set_power_state
+ffffffff81f8dd50 T dc_resume
+ffffffff81f8ddc0 T dc_is_dmcu_initialized
+ffffffff81f8de10 T dc_is_oem_i2c_device_present
+ffffffff81f8de60 T dc_submit_i2c
+ffffffff81f8de90 T dc_submit_i2c_oem
+ffffffff81f8dee0 T dc_link_add_remote_sink
+ffffffff81f8e070 T dc_link_remove_remote_sink
+ffffffff81f8e160 T get_clock_requirements_for_state
+ffffffff81f8e1e0 T dc_set_clock
+ffffffff81f8e220 T dc_get_clock
+ffffffff81f8e260 T dc_set_psr_allow_active
+ffffffff81f8e360 T dc_allow_idle_optimizations
+ffffffff81f8e400 T dc_unlock_memory_clock_frequency
+ffffffff81f8e470 T dc_lock_memory_clock_frequency
+ffffffff81f8e500 T dc_enable_dcmode_clk_limit
+ffffffff81f8e610 t blank_and_force_memclk
+ffffffff81f8e7f0 T dc_is_plane_eligible_for_idle_optimizations
+ffffffff81f8e840 T dc_hardware_release
+ffffffff81f8e890 T dc_mclk_switch_using_fw_based_vblank_stretch_shut_down
+ffffffff81f8e8d0 T dc_is_dmub_outbox_supported
+ffffffff81f8e930 T dc_enable_dmub_notifications
+ffffffff81f8e990 T dc_enable_dmub_outbox
+ffffffff81f8e9d0 T dc_process_dmub_aux_transfer_async
+ffffffff81f8eb70 T get_link_index_from_dpia_port_index
+ffffffff81f8ec20 T dc_process_dmub_set_config_async
+ffffffff81f8ed10 T dc_process_dmub_set_mst_slots
+ffffffff81f8ee00 T dc_process_dmub_dpia_hpd_int_enable
+ffffffff81f8eed0 T dc_disable_accelerated_mode
+ffffffff81f8eef0 T dc_notify_vsync_int_state
+ffffffff81f8f120 T dc_extended_blank_supported
+ffffffff81f90000 T pre_surface_trace
+ffffffff81f90030 T update_surface_trace
+ffffffff81f90060 T post_surface_trace
+ffffffff81f90090 T context_timing_trace
+ffffffff81f90240 T context_clock_trace
+ffffffff81f90270 T dc_status_to_str
+ffffffff81f91000 T find_color_matrix
+ffffffff81f910b0 T color_space_to_black_color
+ffffffff81f91140 T hwss_wait_for_blank_complete
+ffffffff81f911f0 T get_mpctree_visual_confirm_color
+ffffffff81f91250 T get_surface_visual_confirm_color
+ffffffff81f91300 T get_hdr_visual_confirm_color
+ffffffff81f913b0 T get_subvp_visual_confirm_color
+ffffffff81f914a0 T get_surface_tile_visual_confirm_color
+ffffffff81f92000 T get_hpd_gpio
+ffffffff81f920e0 T dc_link_wait_for_t12
+ffffffff81f92140 T dc_link_detect_sink
+ffffffff81f922f0 T dc_link_is_dp_sink_present
+ffffffff81f92570 T reset_cur_dp_mst_topology
+ffffffff81f925d0 T dc_link_detect
+ffffffff81f93940 T dc_link_get_hpd_state
+ffffffff81f939b0 T link_create
+ffffffff81f94ad0 T link_destroy
+ffffffff81f94c30 T dc_link_blank_all_dp_displays
+ffffffff81f94d00 T dc_link_blank_dp_stream
+ffffffff81f94e10 T dc_link_blank_all_edp_displays
+ffffffff81f94ed0 T dc_power_alpm_dpcd_enable
+ffffffff81f94f40 T dc_link_validate_mode_timing
+ffffffff81f95460 T dc_link_get_backlight_level
+ffffffff81f955d0 T dc_link_get_target_backlight_pwm
+ffffffff81f956e0 T dc_link_set_backlight_level
+ffffffff81f95850 T dc_link_set_psr_allow_active
+ffffffff81f95ad0 T dc_link_get_psr_state
+ffffffff81f95c00 T dc_link_setup_psr
+ffffffff81f96070 T dc_link_get_psr_residency
+ffffffff81f96170 T dc_link_set_sink_vtotal_in_psr_active
+ffffffff81f961f0 T dc_link_get_status
+ffffffff81f96220 T core_link_resume
+ffffffff81f96260 t program_hpd_filter
+ffffffff81f963f0 T dc_link_allocate_mst_payload
+ffffffff81f968d0 t update_mst_stream_alloc_table
+ffffffff81f96b50 t dc_log_vcp_x_y
+ffffffff81f96ce0 T dc_link_reduce_mst_payload
+ffffffff81f97160 T dc_link_increase_mst_payload
+ffffffff81f975e0 T core_link_enable_stream
+ffffffff81f982c0 t disable_link
+ffffffff81f983e0 t dc_link_update_sst_payload
+ffffffff81f98620 T core_link_set_avmute
+ffffffff81f98670 T core_link_disable_stream
+ffffffff81f98ce0 t get_ext_hdmi_settings
+ffffffff81f98f20 t write_i2c_retimer_setting
+ffffffff81f995d0 t write_i2c_default_retimer_setting
+ffffffff81f99c70 t write_i2c_redriver_setting
+ffffffff81f99db0 T dc_link_enable_hpd_filter
+ffffffff81f99f20 T dc_link_set_drive_settings
+ffffffff81f99ff0 T dc_link_get_cur_link_res
+ffffffff81f9a140 T dc_link_set_preferred_link_settings
+ffffffff81f9a290 T dc_link_set_preferred_training_settings
+ffffffff81f9a3d0 T dc_link_enable_hpd
+ffffffff81f9a3e0 T dc_link_disable_hpd
+ffffffff81f9a3f0 T dc_link_set_test_pattern
+ffffffff81f9a430 T dc_link_bandwidth_kbps
+ffffffff81f9a4d0 T dc_link_should_enable_fec
+ffffffff81f9a5f0 T dc_link_get_link_cap
+ffffffff81f9a640 T dc_link_overwrite_extended_receiver_cap
+ffffffff81f9a650 T dc_link_is_fec_supported
+ffffffff81f9a710 T dc_bandwidth_in_kbps_from_timing
+ffffffff81f9a870 T dc_get_cur_link_res_map
+ffffffff81f9a950 T dc_restore_link_res_map
+ffffffff81f9aa80 t read_current_link_settings_on_detect
+ffffffff81f9ac90 t enable_link_dp
+ffffffff81f9b000 T dal_ddc_i2c_payloads_add
+ffffffff81f9b0c0 T dal_ddc_service_create
+ffffffff81f9b230 T dal_ddc_service_destroy
+ffffffff81f9b2c0 T dal_ddc_service_get_type
+ffffffff81f9b2f0 T dal_ddc_service_set_transaction_type
+ffffffff81f9b320 T dal_ddc_service_is_in_aux_transaction_mode
+ffffffff81f9b360 T ddc_service_set_dongle_type
+ffffffff81f9b390 T get_defer_delay
+ffffffff81f9b4c0 T dal_ddc_service_i2c_query_dp_dual_mode_adaptor
+ffffffff81f9b8d0 T dal_ddc_service_query_ddc_data
+ffffffff81f9bc90 T dal_ddc_submit_aux_command
+ffffffff81f9bd80 T dc_link_aux_transfer_with_retries
+ffffffff81f9bd90 T dc_link_aux_transfer_raw
+ffffffff81f9bdc0 T dc_link_aux_try_to_configure_timeout
+ffffffff81f9bea0 T dal_ddc_service_set_ddc_pin
+ffffffff81f9bed0 T dal_ddc_service_get_ddc_pin
+ffffffff81f9bf00 T dal_ddc_service_write_scdc_data
+ffffffff81f9bff0 T dal_ddc_service_read_scdc_data
+ffffffff81f9d000 T dp_wait_for_training_aux_rd_interval
+ffffffff81f9d080 T dc_dp_training_pattern_to_dpcd_training_pattern
+ffffffff81f9d100 T dpcd_set_link_settings
+ffffffff81f9d280 T dc_dp_initialize_scrambling_data_symbols
+ffffffff81f9d320 T dp_is_cr_done
+ffffffff81f9d380 T dp_is_ch_eq_done
+ffffffff81f9d440 T dp_is_symbol_locked
+ffffffff81f9d500 T dp_is_interlane_aligned
+ffffffff81f9d530 T dp_hw_to_dpcd_lane_settings
+ffffffff81f9d5f0 T dp_get_link_encoding_format
+ffffffff81f9d640 T dp_decide_lane_settings
+ffffffff81f9da80 T dp_get_lane_status_and_lane_adjust
+ffffffff81f9dbc0 T dpcd_set_lane_settings
+ffffffff81f9dc00 T dp_is_max_vs_reached
+ffffffff81f9dc90 T dp_translate_training_aux_read_interval
+ffffffff81f9dcd0 T dp_get_cr_failure
+ffffffff81f9dd40 T dp_check_link_loss_status
+ffffffff81f9dde0 T dp_decide_training_settings
+ffffffff81f9e140 t decide_8b_10b_training_settings
+ffffffff81f9e450 T dp_convert_to_count
+ffffffff81f9e4e0 T dc_link_dp_set_drive_settings
+ffffffff81f9e690 T dp_set_hw_lane_settings
+ffffffff81f9e840 T dc_link_dp_perform_link_training_skip_aux
+ffffffff81f9ec80 t override_training_settings
+ffffffff81f9ef30 T dp_set_hw_training_pattern
+ffffffff81f9ef90 T dp_set_hw_test_pattern
+ffffffff81f9f0b0 t print_status_message
+ffffffff81f9f220 T dpcd_configure_lttpr_mode
+ffffffff81f9f400 T dpcd_configure_channel_coding
+ffffffff81f9f470 T dc_link_dp_perform_link_training
+ffffffff81fa17e0 T dp_set_fec_ready
+ffffffff81fa1960 t dp_perform_8b_10b_link_training
+ffffffff81fa1c40 T perform_link_training_with_retries
+ffffffff81fa2290 T dp_get_panel_mode
+ffffffff81fa2350 T dp_enable_link_phy
+ffffffff81fa23e0 T dp_set_panel_mode
+ffffffff81fa24f0 T dp_disable_link_phy
+ffffffff81fa25c0 t decide_fallback_link_setting
+ffffffff81fa2920 T dc_link_dp_sync_lt_begin
+ffffffff81fa2a00 T dc_link_dp_sync_lt_attempt
+ffffffff81fa2f30 t perform_clock_recovery_sequence
+ffffffff81fa34f0 t perform_channel_equalization_sequence
+ffffffff81fa3b70 T dc_link_dp_sync_lt_end
+ffffffff81fa3c60 T dc_link_dp_get_max_link_enc_cap
+ffffffff81fa3d50 T dp_get_max_link_cap
+ffffffff81fa3f40 T dp_is_lttpr_present
+ffffffff81fa3fb0 T hpd_rx_irq_check_link_loss_status
+ffffffff81fa40b0 T dp_verify_link_cap_with_retries
+ffffffff81fa47c0 T dp_validate_mode_timing
+ffffffff81fa4880 T decide_edp_link_settings
+ffffffff81fa49c0 T decide_link_settings
+ffffffff81fa4e00 t decide_edp_link_settings_with_dsc
+ffffffff81fa51a0 T dc_link_dp_allow_hpd_rx_irq
+ffffffff81fa51e0 T is_dp_branch_device
+ffffffff81fa5210 T dc_link_dp_handle_automated_test
+ffffffff81fa5dd0 T dc_link_dp_handle_link_loss
+ffffffff81fa6230 T dc_link_handle_hpd_rx_irq
+ffffffff81fa65d0 T is_mst_supported
+ffffffff81fa6680 T is_dp_active_dongle
+ffffffff81fa66c0 T dc_link_bw_kbps_from_raw_frl_link_rate_data
+ffffffff81fa6700 T dp_retrieve_lttpr_cap
+ffffffff81fa68f0 T dp_decide_lttpr_mode
+ffffffff81fa6a10 T dp_decide_8b_10b_lttpr_mode
+ffffffff81fa6b20 T dp_decide_128b_132b_lttpr_mode
+ffffffff81fa6bd0 T dp_get_lttpr_mode_override
+ffffffff81fa6ca0 T dp_overwrite_extended_receiver_cap
+ffffffff81fa6db0 t get_active_converter_info
+ffffffff81fa7220 T detect_dp_sink_caps
+ffffffff81fa7230 t retrieve_link_cap
+ffffffff81fa83d0 T detect_edp_sink_caps
+ffffffff81fa8690 T dc_link_set_default_brightness_aux
+ffffffff81fa8790 T dc_link_dp_enable_hpd
+ffffffff81fa87e0 T dc_link_dp_disable_hpd
+ffffffff81fa8830 T dc_link_dp_set_test_pattern
+ffffffff81fa9230 t set_crtc_test_pattern
+ffffffff81fa96c0 T dp_enable_mst_on_sink
+ffffffff81fa9740 T dp_set_fec_enable
+ffffffff81fa9850 T dpcd_set_source_specific_data
+ffffffff81fa9990 T dpcd_write_cable_id_to_dprx
+ffffffff81fa9a00 T dc_link_set_backlight_level_nits
+ffffffff81fa9ab0 T dc_link_get_backlight_level_nits
+ffffffff81fa9b50 T dc_link_backlight_enable_aux
+ffffffff81fa9bc0 T dc_link_read_default_bl_aux
+ffffffff81fa9c20 T is_edp_ilr_optimization_required
+ffffffff81fa9e90 T dc_link_dp_mst_decide_link_encoding_format
+ffffffff81fa9f10 T dpcd_write_128b_132b_sst_payload_allocation_table
+ffffffff81faa200 T calculate_sst_avg_time_slots_per_mtp
+ffffffff81faa260 T dpcd_poll_for_allocation_change_trigger
+ffffffff81faa610 T is_dp_128b_132b_signal
+ffffffff81faa6e0 T edp_panel_backlight_power_on
+ffffffff81faa790 T dc_link_clear_dprx_states
+ffffffff81faa7c0 T dp_receiver_power_ctrl
+ffffffff81faa810 T dp_source_sequence_trace
+ffffffff81faa870 T edp_add_delay_for_T9
+ffffffff81faa8c0 T edp_receiver_ready_T9
+ffffffff81faa990 T edp_receiver_ready_T7
+ffffffff81faab30 T dp_disable_link_phy_mst
+ffffffff81faac40 T dp_retrain_link_dp_test
+ffffffff81faae60 T dp_set_dsc_on_rx
+ffffffff81faaed0 T dp_set_dsc_on_stream
+ffffffff81fab4a0 T dp_set_dsc_enable
+ffffffff81fab550 T dp_set_dsc_pps_sdp
+ffffffff81fab9f0 T dp_update_dsc_config
+ffffffff81faba60 t dpcd_set_lt_pattern_and_lane_settings
+ffffffff81fac000 T core_link_read_dpcd
+ffffffff81fac1a0 T core_link_write_dpcd
+ffffffff81fad000 T dpcd_get_tunneling_device_data
+ffffffff81fad0d0 T dc_link_dpia_query_hpd_status
+ffffffff81fad1f0 T dc_link_dpia_perform_link_training
+ffffffff81fae010 t dpia_training_end
+ffffffff81faf000 T link_enc_cfg_init
+ffffffff81faf1b0 T link_enc_cfg_copy
+ffffffff81faf1e0 T link_enc_cfg_link_encs_assign
+ffffffff81fb0260 t add_link_enc_assignment
+ffffffff81fb03a0 T link_enc_cfg_validate
+ffffffff81fb0b10 T link_enc_cfg_link_enc_unassign
+ffffffff81fb0dc0 T link_enc_cfg_is_transmitter_mappable
+ffffffff81fb0ee0 T link_enc_cfg_get_stream_using_link_enc
+ffffffff81fb0fe0 T link_enc_cfg_get_link_using_link_enc
+ffffffff81fb10f0 T link_enc_cfg_get_link_enc_used_by_link
+ffffffff81fb1280 T link_enc_cfg_get_next_avail_link_enc
+ffffffff81fb1400 T link_enc_cfg_get_link_enc_used_by_stream
+ffffffff81fb1420 T link_enc_cfg_get_link_enc
+ffffffff81fb14b0 T link_enc_cfg_get_link_enc_used_by_stream_current
+ffffffff81fb15e0 T link_enc_cfg_is_link_enc_avail
+ffffffff81fb17d0 T link_enc_cfg_set_transient_mode
+ffffffff81fb2000 T resource_parse_asic_id
+ffffffff81fb2290 T dc_create_resource_pool
+ffffffff81fb2590 T dc_destroy_resource_pool
+ffffffff81fb2600 T resource_construct
+ffffffff81fb2b30 T resource_unreference_clock_source
+ffffffff81fb2bb0 T resource_reference_clock_source
+ffffffff81fb2c30 T resource_get_clock_source_reference
+ffffffff81fb2cc0 T resource_are_vblanks_synchronizable
+ffffffff81fb2ee0 T resource_are_streams_timing_synchronizable
+ffffffff81fb2fc0 T resource_find_used_clk_src_for_sharing
+ffffffff81fb30f0 T get_num_mpc_splits
+ffffffff81fb3180 T get_num_odm_splits
+ffffffff81fb31d0 T resource_build_scaling_params
+ffffffff81fb4100 T resource_build_scaling_params_for_context
+ffffffff81fb4250 T find_idle_secondary_pipe
+ffffffff81fb42f0 T resource_get_head_pipe_for_stream
+ffffffff81fb4400 T dc_add_plane_to_context
+ffffffff81fb4d30 t acquire_first_split_pipe
+ffffffff81fb4ea0 T dc_remove_plane_from_context
+ffffffff81fb5100 T dc_rem_all_planes_for_stream
+ffffffff81fb52c0 T dc_add_all_planes_for_stream
+ffffffff81fb53f0 T is_timing_changed
+ffffffff81fb5450 T dc_is_stream_unchanged
+ffffffff81fb5520 T dc_is_stream_scaling_unchanged
+ffffffff81fb55c0 T update_audio_usage
+ffffffff81fb5630 T dc_add_stream_to_ctx
+ffffffff81fb5700 T dc_remove_stream_from_ctx
+ffffffff81fb5af0 T resource_map_pool_resources
+ffffffff81fb6500 t calculate_phy_pix_clks
+ffffffff81fb6650 T dc_resource_state_copy_construct_current
+ffffffff81fb6670 T dc_resource_state_copy_construct
+ffffffff81fb6830 T dc_resource_state_construct
+ffffffff81fb6850 T dc_resource_is_dsc_encoding_supported
+ffffffff81fb68a0 T dc_validate_global_state
+ffffffff81fb6c20 T dc_resource_state_destruct
+ffffffff81fb6d00 T dc_resource_find_first_free_pll
+ffffffff81fb6d70 T resource_build_info_frame
+ffffffff81fb7380 T resource_map_clock_resources
+ffffffff81fb7510 T pipe_need_reprogram
+ffffffff81fb7680 T resource_build_bit_depth_reduction_params
+ffffffff81fb7870 T dc_validate_stream
+ffffffff81fb7940 T dc_validate_plane
+ffffffff81fb79d0 T resource_pixel_format_to_bpp
+ffffffff81fb7a50 T get_audio_check
+ffffffff81fb7b70 T get_temp_dp_link_res
+ffffffff81fb7c70 T reset_syncd_pipes_from_disabled_pipes
+ffffffff81fb7db0 T check_syncd_pipes_for_disabled_master_pipe
+ffffffff81fb7ec0 T reset_sync_context_for_pipe
+ffffffff81fb7f60 T resource_transmitter_to_phy_idx
+ffffffff81fb7fc0 T get_link_hwss
+ffffffff81fb8030 T is_h_timing_divisible_by_2
+ffffffff81fb8090 T dc_resource_acquire_secondary_pipe_for_mpc_odm
+ffffffff81fb8290 t calculate_split_count_and_index
+ffffffff81fb83e0 t calculate_init_and_vp
+ffffffff81fb9000 T dc_sink_retain
+ffffffff81fb9030 T dc_sink_release
+ffffffff81fb90b0 T dc_sink_create
+ffffffff81fba000 T dc_stat_get_dmub_notification
+ffffffff81fba0b0 T dc_stat_get_dmub_dataout
+ffffffff81fbb000 T update_stream_signal
+ffffffff81fbb080 T dc_stream_retain
+ffffffff81fbb0b0 T dc_stream_release
+ffffffff81fbb160 T dc_create_stream_for_sink
+ffffffff81fbb4b0 T dc_copy_stream
+ffffffff81fbb590 T dc_stream_get_status_from_state
+ffffffff81fbb600 T dc_stream_get_status
+ffffffff81fbb680 T dc_optimize_timing_for_fsft
+ffffffff81fbb6d0 T dc_stream_set_cursor_attributes
+ffffffff81fbb820 t program_cursor_attributes
+ffffffff81fbb980 T dc_stream_set_cursor_position
+ffffffff81fbba90 t program_cursor_position
+ffffffff81fbbbc0 T dc_stream_add_writeback
+ffffffff81fbbe10 T dc_stream_remove_writeback
+ffffffff81fbc040 T dc_stream_warmup_writeback
+ffffffff81fbc080 T dc_stream_get_vblank_counter
+ffffffff81fbc140 T dc_stream_send_dp_sdp
+ffffffff81fbc3d0 T dc_stream_get_scanoutpos
+ffffffff81fbc4a0 T dc_stream_dmdata_status_done
+ffffffff81fbc560 T dc_stream_set_dynamic_metadata
+ffffffff81fbc6d0 T dc_stream_add_dsc_to_resource
+ffffffff81fbc720 T dc_stream_get_pipe_ctx
+ffffffff81fbc7d0 T dc_stream_log
+ffffffff81fbd000 T enable_surface_flip_reporting
+ffffffff81fbd030 T dc_create_plane_state
+ffffffff81fbd1d0 T dc_plane_get_status
+ffffffff81fbd350 T dc_plane_state_retain
+ffffffff81fbd380 T dc_plane_state_release
+ffffffff81fbd3f0 T dc_gamma_retain
+ffffffff81fbd420 T dc_gamma_release
+ffffffff81fbd480 T dc_create_gamma
+ffffffff81fbd4d0 T dc_transfer_func_retain
+ffffffff81fbd500 T dc_transfer_func_release
+ffffffff81fbd550 T dc_create_transfer_func
+ffffffff81fbd5a0 T dc_create_3dlut_func
+ffffffff81fbd600 T dc_3dlut_func_release
+ffffffff81fbd650 T dc_3dlut_func_retain
+ffffffff81fbd680 t dc_plane_destruct
+ffffffff81fbe000 T vm_helper_mark_vmid_used
+ffffffff81fbe030 T dc_setup_system_context
+ffffffff81fbe0c0 T dc_setup_vm_context
+ffffffff81fbe0f0 T dc_get_vmid_use_vector
+ffffffff81fbe150 T vm_helper_init
+ffffffff81fbf000 T dc_dmub_srv_create
+ffffffff81fbf0a0 T dc_dmub_srv_destroy
+ffffffff81fbf0f0 T dc_dmub_srv_cmd_queue
+ffffffff81fbf1d0 T dc_dmub_srv_cmd_execute
+ffffffff81fbf230 T dc_dmub_srv_wait_idle
+ffffffff81fbf290 T dc_dmub_srv_log_diagnostic_data
+ffffffff81fbf5e0 T dc_dmub_srv_clear_inbox0_ack
+ffffffff81fbf640 T dc_dmub_srv_wait_for_inbox0_ack
+ffffffff81fbf6a0 T dc_dmub_srv_send_inbox0_cmd
+ffffffff81fbf700 T dc_dmub_srv_cmd_with_reply_data
+ffffffff81fbf780 T dc_dmub_srv_wait_phy_init
+ffffffff81fbf840 T dc_dmub_srv_notify_stream_mask
+ffffffff81fbf8a0 T dc_dmub_srv_is_restore_required
+ffffffff81fbf920 T dc_dmub_srv_get_dmub_outbox0_msg
+ffffffff81fbf950 T dc_dmub_trace_event_control
+ffffffff81fbf970 T dc_dmub_srv_drr_update_cmd
+ffffffff81fbfa70 T dc_dmub_srv_set_drr_manual_trigger_cmd
+ffffffff81fbfb80 T dc_dmub_srv_p_state_delegate
+ffffffff81fbfed0 T dc_dmub_srv_query_caps_cmd
+ffffffff81fbffc0 T dc_dmub_srv_get_visual_confirm_color_cmd
+ffffffff81fc0190 T dc_dmub_setup_subvp_dmub_command
+ffffffff81fc0af0 T dc_dmub_srv_get_diagnostic_data
+ffffffff81fc0b30 T dc_send_update_cursor_info_to_dmu
+ffffffff81fc1000 T dc_edid_parser_send_cea
+ffffffff81fc10b0 T dc_edid_parser_recv_cea_ack
+ffffffff81fc1140 T dc_edid_parser_recv_amd_vsdb
+ffffffff81fc2000 T generic_reg_update_ex
+ffffffff81fc2370 t set_reg_field_values
+ffffffff81fc2530 T generic_reg_set_ex
+ffffffff81fc2780 T generic_reg_get
+ffffffff81fc27f0 T generic_reg_get2
+ffffffff81fc2880 T generic_reg_get3
+ffffffff81fc2920 T generic_reg_get4
+ffffffff81fc29d0 T generic_reg_get5
+ffffffff81fc2aa0 T generic_reg_get6
+ffffffff81fc2b80 T generic_reg_get7
+ffffffff81fc2c80 T generic_reg_get8
+ffffffff81fc2d90 T generic_reg_wait
+ffffffff81fc3000 T generic_write_indirect_reg
+ffffffff81fc3050 T generic_read_indirect_reg
+ffffffff81fc30f0 T generic_indirect_reg_get
+ffffffff81fc32a0 T generic_indirect_reg_update_ex
+ffffffff81fc34c0 T generic_indirect_reg_update_ex_sync
+ffffffff81fc36c0 T generic_indirect_reg_get_sync
+ffffffff81fc37f0 T reg_sequence_start_gather
+ffffffff81fc3880 T reg_sequence_start_execute
+ffffffff81fc3a90 T reg_sequence_wait_done
+ffffffff81fc4000 T dce_abm_create
+ffffffff81fc40c0 T dce_abm_destroy
+ffffffff81fc4110 t dce_abm_init
+ffffffff81fc4390 t dce_abm_set_level
+ffffffff81fc4490 t dce_abm_immediate_disable
+ffffffff81fc44e0 t dce_abm_set_pipe
+ffffffff81fc4630 t dce_abm_set_backlight_level_pwm
+ffffffff81fc4830 t dce_abm_get_current_backlight
+ffffffff81fc4860 t dce_abm_get_target_backlight
+ffffffff81fc5000 T dce_aud_az_enable
+ffffffff81fc5150 T dce_aud_az_disable
+ffffffff81fc5340 T dce_aud_az_configure
+ffffffff81fc6000 t check_audio_bandwidth
+ffffffff81fc6190 T dce_aud_wall_dto_setup
+ffffffff81fc6310 T dce_aud_hw_init
+ffffffff81fc64e0 T dce_aud_destroy
+ffffffff81fc6530 T dce_audio_create
+ffffffff81fc6600 t dce_aud_endpoint_valid
+ffffffff81fc7000 T dce110_engine_destroy
+ffffffff81fc7050 T dce110_aux_engine_construct
+ffffffff81fc70d0 t dce_aux_configure_timeout
+ffffffff81fc72b0 T dce_aux_transfer_raw
+ffffffff81fc7ad0 t acquire
+ffffffff81fc7d40 T dce_aux_transfer_dmub_raw
+ffffffff81fc7e40 T dce_aux_transfer_with_retries
+ffffffff81fc9000 T look_up_in_video_optimized_rate_tlb
+ffffffff81fc9070 T dce110_clk_src_construct
+ffffffff81fc9280 t calc_pll_max_vco_construct
+ffffffff81fc9420 T dce112_clk_src_construct
+ffffffff81fc94b0 T dcn20_clk_src_construct
+ffffffff81fc9550 T dcn3_clk_src_construct
+ffffffff81fc95f0 T dcn31_clk_src_construct
+ffffffff81fc9690 T dcn301_clk_src_construct
+ffffffff81fc9730 t dce110_clock_source_power_down
+ffffffff81fc97c0 t dce110_program_pix_clk
+ffffffff81fc9e50 t dce110_get_pix_clk_dividers
+ffffffff81fca4a0 t get_pixel_clk_frequency_100hz
+ffffffff81fca5b0 t get_ss_info_from_atombios
+ffffffff81fca870 t dce112_program_pix_clk
+ffffffff81fcab00 t dce112_get_pix_clk_dividers
+ffffffff81fcac10 t dcn20_program_pix_clk
+ffffffff81fcaca0 t dcn20_override_dp_pix_clk
+ffffffff81fcad90 t dcn3_program_pix_clk
+ffffffff81fcaf20 t dcn3_get_pix_clk_dividers
+ffffffff81fcaff0 t dcn31_program_pix_clk
+ffffffff81fcc000 T dce_dmcu_create
+ffffffff81fcc0c0 T dcn10_dmcu_create
+ffffffff81fcc180 T dcn20_dmcu_create
+ffffffff81fcc240 T dcn21_dmcu_create
+ffffffff81fcc340 T dce_dmcu_destroy
+ffffffff81fcc390 t dce_dmcu_init
+ffffffff81fcc3c0 t dce_dmcu_load_iram
+ffffffff81fcc520 t dce_dmcu_set_psr_enable
+ffffffff81fcc660 t dce_dmcu_setup_psr
+ffffffff81fcc990 t dce_get_dmcu_psr_state
+ffffffff81fcca70 t dce_psr_wait_loop
+ffffffff81fccba0 t dce_get_psr_wait_loop
+ffffffff81fccbd0 t dce_is_dmcu_initialized
+ffffffff81fccc30 t dcn10_dmcu_init
+ffffffff81fcd170 t dcn10_dmcu_load_iram
+ffffffff81fcd3c0 t dcn10_dmcu_set_psr_enable
+ffffffff81fcd550 t dcn10_dmcu_setup_psr
+ffffffff81fcd910 t dcn10_get_dmcu_psr_state
+ffffffff81fcda30 t dcn10_psr_wait_loop
+ffffffff81fcdb40 t dcn10_get_psr_wait_loop
+ffffffff81fcdb70 t dcn10_is_dmcu_initialized
+ffffffff81fcdba0 t dcn10_send_edid_cea
+ffffffff81fcdd40 t dcn10_recv_amd_vsdb
+ffffffff81fcddf0 t dcn10_recv_edid_cea_ack
+ffffffff81fcde70 t dcn10_get_scp_results
+ffffffff81fcdf90 t dcn20_lock_phy
+ffffffff81fce0c0 t dcn20_unlock_phy
+ffffffff81fce1f0 t dcn21_dmcu_init
+ffffffff81fcf000 T dce_enable_fe_clock
+ffffffff81fcf040 T dce_pipe_control_lock
+ffffffff81fcf240 T dce_set_blender_mode
+ffffffff81fcf360 T dce_clock_gating_power_up
+ffffffff81fcf400 T dce_crtc_switch_to_clk_src
+ffffffff81fcf5c0 T dce_use_lut
+ffffffff81fd0000 T dce_i2c_oem_device_present
+ffffffff81fd0080 T dce_i2c_submit_command
+ffffffff81fd1000 T acquire_i2c_hw_engine
+ffffffff81fd13a0 T dce_i2c_submit_command_hw
+ffffffff81fd1d70 t set_speed
+ffffffff81fd1ec0 T dce_i2c_hw_construct
+ffffffff81fd1f30 T dce100_i2c_hw_construct
+ffffffff81fd1fa0 T dce112_i2c_hw_construct
+ffffffff81fd2010 T dcn1_i2c_hw_construct
+ffffffff81fd2080 T dcn2_i2c_hw_construct
+ffffffff81fd2110 t is_hw_busy
+ffffffff81fd3000 T dce_i2c_sw_construct
+ffffffff81fd3030 T dce_i2c_engine_acquire_sw
+ffffffff81fd30d0 T dce_i2c_submit_command_sw
+ffffffff81fd38d0 t write_byte_sw
+ffffffff81fd4000 T dce_ipp_construct
+ffffffff81fd4050 T dce_ipp_destroy
+ffffffff81fd40a0 t dce_ipp_cursor_set_position
+ffffffff81fd41d0 t dce_ipp_cursor_set_attributes
+ffffffff81fd4460 t dce_ipp_program_prescale
+ffffffff81fd4620 t dce_ipp_program_input_lut
+ffffffff81fd4ab0 t dce_ipp_set_degamma
+ffffffff81fd5000 T dce110_get_dig_frontend
+ffffffff81fd50c0 T dce110_link_encoder_set_dp_phy_pattern_training_pattern
+ffffffff81fd5160 T dce110_psr_program_dp_dphy_fast_training
+ffffffff81fd51d0 T dce110_psr_program_secondary_packet
+ffffffff81fd5240 T dce110_is_dig_enabled
+ffffffff81fd52a0 T dce110_link_encoder_validate_dvi_output
+ffffffff81fd5350 T dce110_link_encoder_validate_dp_output
+ffffffff81fd5380 T dce110_link_encoder_construct
+ffffffff81fd5550 T dce110_link_encoder_validate_output_with_stream
+ffffffff81fd5700 T dce110_link_encoder_hw_init
+ffffffff81fd5920 T dce110_link_encoder_destroy
+ffffffff81fd5970 T dce110_link_encoder_setup
+ffffffff81fd5aa0 T dce110_link_encoder_enable_tmds_output
+ffffffff81fd5b90 T dce110_link_encoder_enable_lvds_output
+ffffffff81fd5c80 T dce110_link_encoder_enable_dp_output
+ffffffff81fd5e00 T dce110_link_encoder_enable_dp_mst_output
+ffffffff81fd5f80 T dce110_link_encoder_disable_output
+ffffffff81fd61a0 T dce110_link_encoder_dp_set_lane_settings
+ffffffff81fd6340 T dce110_link_encoder_dp_set_phy_pattern
+ffffffff81fd6b40 t set_dp_phy_pattern_hbr2_compliance_cp2520_2
+ffffffff81fd6d50 T dce110_link_encoder_update_mst_stream_allocation_table
+ffffffff81fd6fd0 T dce110_link_encoder_connect_dig_be_to_fe
+ffffffff81fd7100 T dce110_link_encoder_enable_hpd
+ffffffff81fd7130 T dce110_link_encoder_disable_hpd
+ffffffff81fd7160 T dce110_link_encoder_get_max_link_cap
+ffffffff81fd8000 T dce_mem_input_construct
+ffffffff81fd8060 T dce112_mem_input_construct
+ffffffff81fd80c0 T dce120_mem_input_construct
+ffffffff81fd8120 t dce_mi_program_display_marks
+ffffffff81fd83f0 t dce_mi_allocate_dmif
+ffffffff81fd8630 t dce_mi_free_dmif
+ffffffff81fd8790 t dce_mi_program_surface_flip_and_addr
+ffffffff81fd8ab0 t dce_mi_program_pte_vm
+ffffffff81fd8c70 t dce_mi_program_surface_config
+ffffffff81fd94f0 t dce_mi_is_flip_pending
+ffffffff81fd9580 t program_nbp_watermark
+ffffffff81fd9780 t dce112_mi_program_display_marks
+ffffffff81fd9c90 t dce120_mi_program_display_marks
+ffffffff81fda150 t dce120_program_stutter_watermark
+ffffffff81fdb000 T dce110_opp_set_clamping
+ffffffff81fdb2b0 T dce110_opp_program_bit_depth_reduction
+ffffffff81fdba80 T dce110_opp_program_clamping_and_pixel_encoding
+ffffffff81fdbc20 T dce110_opp_set_dyn_expansion
+ffffffff81fdbd70 T dce110_opp_program_fmt
+ffffffff81fdbef0 T dce110_opp_construct
+ffffffff81fdbf50 T dce110_opp_destroy
+ffffffff81fdc000 T dce_panel_cntl_construct
+ffffffff81fdc060 t dce_panel_cntl_destroy
+ffffffff81fdc0b0 t dce_panel_cntl_hw_init
+ffffffff81fdc2f0 t dce_is_panel_backlight_on
+ffffffff81fdc3a0 t dce_is_panel_powered_on
+ffffffff81fdc450 t dce_store_backlight_level
+ffffffff81fdc4f0 t dce_driver_set_backlight
+ffffffff81fdc680 t dce_get_16_bit_backlight_from_pwm
+ffffffff81fdd000 T get_filter_3tap_16p
+ffffffff81fdd090 T get_filter_3tap_64p
+ffffffff81fdd120 T get_filter_4tap_16p
+ffffffff81fdd1b0 T get_filter_4tap_64p
+ffffffff81fdd240 T get_filter_5tap_64p
+ffffffff81fdd2d0 T get_filter_6tap_64p
+ffffffff81fdd360 T get_filter_7tap_64p
+ffffffff81fdd3f0 T get_filter_8tap_64p
+ffffffff81fdd480 T get_filter_2tap_16p
+ffffffff81fdd4b0 T get_filter_2tap_64p
+ffffffff81fde000 T dce110_se_audio_mute_control
+ffffffff81fde050 T dce110_se_dp_audio_setup
+ffffffff81fde060 t dce110_se_audio_setup
+ffffffff81fde1f0 T dce110_se_dp_audio_enable
+ffffffff81fde430 T dce110_se_dp_audio_disable
+ffffffff81fde590 T dce110_se_hdmi_audio_setup
+ffffffff81fdeaa0 T dce110_se_hdmi_audio_disable
+ffffffff81fdeb00 T dce110_stream_encoder_construct
+ffffffff81fdeb50 t dce110_stream_encoder_dp_set_stream_attribute
+ffffffff81fdf1a0 t dce110_stream_encoder_hdmi_set_stream_attribute
+ffffffff81fdf6c0 t dce110_stream_encoder_dvi_set_stream_attribute
+ffffffff81fdf7f0 t dce110_stream_encoder_lvds_set_stream_attribute
+ffffffff81fdf8d0 t dce110_stream_encoder_set_throttled_vcp_size
+ffffffff81fdfad0 t dce110_stream_encoder_update_hdmi_info_packets
+ffffffff81fe01c0 t dce110_stream_encoder_stop_hdmi_info_packets
+ffffffff81fe0460 t dce110_stream_encoder_update_dp_info_packets
+ffffffff81fe05f0 t dce110_stream_encoder_stop_dp_info_packets
+ffffffff81fe0760 t dce110_stream_encoder_dp_blank
+ffffffff81fe08a0 t dce110_stream_encoder_dp_unblank
+ffffffff81fe0a60 t setup_stereo_sync
+ffffffff81fe0ae0 t dce110_stream_encoder_set_avmute
+ffffffff81fe0b20 t dig_connect_to_otg
+ffffffff81fe0b60 t dce110_reset_hdmi_stream_attribute
+ffffffff81fe0c60 t dig_source_otg
+ffffffff81fe0cd0 t dce110_stream_encoder_set_stream_attribute_helper
+ffffffff81fe0dc0 t dce110_update_generic_info_packet
+ffffffff81fe2000 T dce_transform_get_optimal_number_of_taps
+ffffffff81fe2300 T dce110_opp_set_csc_adjustment
+ffffffff81fe23c0 t program_color_matrix
+ffffffff81fe25f0 T dce110_opp_set_csc_default
+ffffffff81fe2730 T dce110_opp_program_regamma_pwl
+ffffffff81fe2ff0 T dce110_opp_power_on_regamma_lut
+ffffffff81fe30b0 T dce110_opp_set_regamma_mode
+ffffffff81fe3120 T dce_transform_construct
+ffffffff81fe31a0 t dce_transform_reset
+ffffffff81fe31e0 t dce_transform_set_scaler
+ffffffff81fe3c80 t dce_transform_set_pixel_storage_depth
+ffffffff81fe4140 t dce_transform_set_gamut_remap
+ffffffff81fe4480 t program_multi_taps_filter
+ffffffff81fe5000 T dmub_abm_create
+ffffffff81fe50c0 T dmub_abm_destroy
+ffffffff81fe5110 t dmub_abm_init
+ffffffff81fe54f0 t dmub_abm_set_level
+ffffffff81fe56b0 t dmub_abm_get_current_backlight
+ffffffff81fe56e0 t dmub_abm_get_target_backlight
+ffffffff81fe5710 t dmub_abm_init_config
+ffffffff81fe5840 t dmub_abm_set_pause
+ffffffff81fe6000 T dmub_hw_lock_mgr_cmd
+ffffffff81fe60b0 T dmub_hw_lock_mgr_inbox0_cmd
+ffffffff81fe60f0 T should_use_dmub_lock
+ffffffff81fe7000 T dmub_enable_outbox_notification
+ffffffff81fe8000 T dmub_psr_create
+ffffffff81fe80a0 T dmub_psr_destroy
+ffffffff81fe80f0 t dmub_psr_copy_settings
+ffffffff81fe85a0 t dmub_psr_enable
+ffffffff81fe8730 t dmub_psr_get_state
+ffffffff81fe8a20 t dmub_psr_set_level
+ffffffff81fe8b10 t dmub_psr_force_static
+ffffffff81fe8bc0 t dmub_psr_get_residency
+ffffffff81fe8c10 t dmub_psr_set_sink_vtotal_in_psr_active
+ffffffff81fe8cd0 t dmub_psr_set_power_opt
+ffffffff81fe9000 T dce100_enable_display_power_gating
+ffffffff81fe90a0 T dce100_prepare_bandwidth
+ffffffff81fe90f0 T dce100_optimize_bandwidth
+ffffffff81fe9140 T dce100_hw_sequencer_construct
+ffffffff81fea000 T dce100_add_stream_to_ctx
+ffffffff81fea0a0 T dce100_validate_plane
+ffffffff81fea0e0 T dce100_find_first_free_match_stream_enc_for_link
+ffffffff81fea190 T dce100_create_resource_pool
+ffffffff81feaf40 t dce100_resource_destruct
+ffffffff81feb210 t dce100_destroy_resource_pool
+ffffffff81feb270 t dce100_panel_cntl_create
+ffffffff81feb300 t dce100_link_encoder_create
+ffffffff81feb410 t dce100_validate_bandwidth
+ffffffff81feb570 t dce100_validate_global
+ffffffff81feb600 t read_dce_straps
+ffffffff81feb660 t create_audio
+ffffffff81feb690 t dce100_stream_encoder_create
+ffffffff81feb730 t dce100_hwseq_create
+ffffffff81fec000 T dce110_compressor_power_up_fbc
+ffffffff81fec130 T dce110_compressor_enable_fbc
+ffffffff81fec340 T dce110_compressor_is_fbc_enabled_in_hw
+ffffffff81fec3f0 T dce110_compressor_disable_fbc
+ffffffff81fec6d0 T dce110_compressor_program_compressed_surface_address_and_pitch
+ffffffff81fec7f0 T dce110_compressor_set_fbc_invalidation_triggers
+ffffffff81fec870 T dce110_compressor_create
+ffffffff81fec920 T dce110_compressor_construct
+ffffffff81fec9a0 T dce110_compressor_destroy
+ffffffff81fec9f0 T get_max_support_fbc_buffersize
+ffffffff81fed000 T dce110_update_info_frame
+ffffffff81fed0d0 T dce110_enable_stream
+ffffffff81fed1d0 T dce110_edp_wait_for_hpd_ready
+ffffffff81fed410 T dce110_edp_power_control
+ffffffff81fed8d0 T dce110_edp_wait_for_T12
+ffffffff81feda60 T dce110_edp_backlight_control
+ffffffff81fedd90 T dce110_enable_audio_stream
+ffffffff81fedea0 T dce110_disable_audio_stream
+ffffffff81fee010 T dce110_disable_stream
+ffffffff81fee150 T dce110_unblank_stream
+ffffffff81fee250 T dce110_blank_stream
+ffffffff81fee3a0 T dce110_set_avmute
+ffffffff81fee3f0 T dce110_enable_accelerated_mode
+ffffffff81fee7b0 t power_down_all_hw_blocks
+ffffffff81fee970 T dce110_set_safe_displaymarks
+ffffffff81feeac0 T dce110_apply_ctx_to_hw
+ffffffff81fef390 t enable_fbc
+ffffffff81fef540 T dce110_power_down
+ffffffff81fef640 T dce110_prepare_bandwidth
+ffffffff81fef780 T dce110_optimize_bandwidth
+ffffffff81fef950 T dce110_set_backlight_level
+ffffffff81fefa60 T dce110_set_abm_immediate_disable
+ffffffff81fefae0 T dce110_set_pipe
+ffffffff81fefb50 T dce110_enable_lvds_link_output
+ffffffff81fefbb0 T dce110_enable_tmds_link_output
+ffffffff81fefc20 T dce110_enable_dp_link_output
+ffffffff81fefe30 T dce110_disable_link_output
+ffffffff81feff40 T dce110_hw_sequencer_construct
+ffffffff81feff90 t enable_display_pipe_clock_gating
+ffffffff81feffc0 t build_audio_output
+ffffffff81ff0120 t init_hw
+ffffffff81ff03e0 t dce110_power_down_fe
+ffffffff81ff04b0 t dce110_apply_ctx_for_surface
+ffffffff81ff0bd0 t dce110_post_unlock_program_front_end
+ffffffff81ff0c00 t update_plane_addr
+ffffffff81ff0c70 t dce110_wait_for_mpcc_disconnect
+ffffffff81ff0ca0 t dce110_update_pending_status
+ffffffff81ff0d80 t get_position
+ffffffff81ff0e10 t dce110_enable_per_frame_crtc_position_reset
+ffffffff81ff10c0 t dce110_enable_timing_synchronization
+ffffffff81ff13d0 t set_drr
+ffffffff81ff14b0 t set_static_screen_control
+ffffffff81ff1580 t dce110_set_cursor_position
+ffffffff81ff16c0 t dce110_set_cursor_attribute
+ffffffff81ff1780 t program_gamut_remap
+ffffffff81ff18e0 t program_output_csc
+ffffffff81ff19e0 t init_pipes
+ffffffff81ff1a10 t dce110_reset_hw_ctx_wrap
+ffffffff81ff1c60 t dce110_set_input_transfer_func
+ffffffff81ff1df0 t dce110_set_output_transfer_func
+ffffffff81ff2730 t dce110_enable_display_power_gating
+ffffffff81ff28a0 t dce110_enable_stream_timing
+ffffffff81ff3000 T dce110_mem_input_v_construct
+ffffffff81ff3040 t dce_mem_input_v_program_display_marks
+ffffffff81ff30c0 t dce_mem_input_program_chroma_display_marks
+ffffffff81ff3140 t dce110_allocate_mem_input_v
+ffffffff81ff3250 t dce110_free_mem_input_v
+ffffffff81ff3280 t dce_mem_input_v_program_surface_flip_and_addr
+ffffffff81ff33d0 t dce_mem_input_v_program_pte_vm
+ffffffff81ff36b0 t dce_mem_input_v_program_surface_config
+ffffffff81ff3a70 t dce_mem_input_v_is_surface_pending
+ffffffff81ff3ae0 t program_urgency_watermark
+ffffffff81ff3bf0 t program_nbp_watermark
+ffffffff81ff3d60 t program_stutter_watermark
+ffffffff81ff4000 T dce110_opp_v_set_csc_default
+ffffffff81ff4310 t program_color_matrix_v
+ffffffff81ff4480 t configure_graphics_mode_v
+ffffffff81ff4570 T dce110_opp_v_set_csc_adjustment
+ffffffff81ff5000 T dce110_opp_program_regamma_pwl_v
+ffffffff81ff54b0 t power_on_lut
+ffffffff81ff55d0 T dce110_opp_power_on_regamma_lut_v
+ffffffff81ff5630 T dce110_opp_set_regamma_mode_v
+ffffffff81ff6000 T dce110_opp_v_construct
+ffffffff81ff7000 T dce110_resource_build_pipe_hw_param
+ffffffff81ff7150 T dce110_find_first_free_match_stream_enc_for_link
+ffffffff81ff71f0 T dce110_create_resource_pool
+ffffffff81ff81b0 t dce110_resource_destruct
+ffffffff81ff84e0 t dce110_destroy_resource_pool
+ffffffff81ff8540 t dce110_panel_cntl_create
+ffffffff81ff85d0 t dce110_link_encoder_create
+ffffffff81ff86e0 t dce110_validate_bandwidth
+ffffffff81ff87d0 t dce110_validate_global
+ffffffff81ff8890 t dce110_acquire_underlay
+ffffffff81ff8a70 t dce110_validate_plane
+ffffffff81ff8ad0 t dce110_add_stream_to_ctx
+ffffffff81ff8ba0 t read_dce_straps
+ffffffff81ff8c00 t create_audio
+ffffffff81ff8c30 t dce110_stream_encoder_create
+ffffffff81ff8cd0 t dce110_hwseq_create
+ffffffff81ff9000 T dce110_timing_generator_set_early_control
+ffffffff81ff9070 T dce110_timing_generator_enable_crtc
+ffffffff81ff9100 T dce110_timing_generator_program_blank_color
+ffffffff81ff9190 T dce110_timing_generator_disable_crtc
+ffffffff81ff91e0 T dce110_timing_generator_program_timing_generator
+ffffffff81ff93d0 T dce110_timing_generator_set_drr
+ffffffff81ff9510 T dce110_timing_generator_set_static_screen_control
+ffffffff81ff95a0 T dce110_timing_generator_get_vblank_counter
+ffffffff81ff9600 T dce110_timing_generator_get_position
+ffffffff81ff96a0 T dce110_timing_generator_get_crtc_scanoutpos
+ffffffff81ff9790 T dce110_timing_generator_program_blanking
+ffffffff81ff9a10 T dce110_timing_generator_set_test_pattern
+ffffffff81ff9d00 T dce110_timing_generator_validate_timing
+ffffffff81ff9de0 T dce110_timing_generator_wait_for_vblank
+ffffffff81ff9f50 T dce110_timing_generator_is_counter_moving
+ffffffff81ff9fd0 T dce110_timing_generator_wait_for_vactive
+ffffffff81ffa0b0 T dce110_timing_generator_setup_global_swap_lock
+ffffffff81ffa210 T dce110_timing_generator_tear_down_global_swap_lock
+ffffffff81ffa290 T dce110_timing_generator_enable_advanced_request
+ffffffff81ffa330 T dce110_timing_generator_set_lock_master
+ffffffff81ffa390 T dce110_timing_generator_enable_reset_trigger
+ffffffff81ffa470 T dce110_timing_generator_enable_crtc_reset
+ffffffff81ffa660 T dce110_timing_generator_disable_reset_trigger
+ffffffff81ffa750 T dce110_timing_generator_did_triggered_reset_occur
+ffffffff81ffa7e0 T dce110_timing_generator_disable_vga
+ffffffff81ffa850 T dce110_timing_generator_set_overscan_color_black
+ffffffff81ffa8f0 T dce110_tg_program_blank_color
+ffffffff81ffa9b0 T dce110_tg_set_overscan_color
+ffffffff81ffaa10 T dce110_tg_program_timing
+ffffffff81ffaa40 T dce110_tg_is_blanked
+ffffffff81ffaaa0 T dce110_tg_set_blank
+ffffffff81ffab00 T dce110_tg_validate_timing
+ffffffff81ffabd0 T dce110_tg_wait_for_state
+ffffffff81ffacd0 T dce110_tg_set_colors
+ffffffff81ffae20 T dce110_arm_vert_intr
+ffffffff81ffaef0 T dce110_configure_crc
+ffffffff81ffb040 t dce110_is_tg_enabled
+ffffffff81ffb0a0 T dce110_get_crc
+ffffffff81ffb170 T dce110_timing_generator_construct
+ffffffff81ffc000 T dce110_timing_generator_v_construct
+ffffffff81ffc070 t dce110_timing_generator_v_program_timing
+ffffffff81ffc350 t dce110_timing_generator_v_enable_crtc
+ffffffff81ffc3e0 t dce110_timing_generator_v_disable_crtc
+ffffffff81ffc450 t dce110_timing_generator_v_is_counter_moving
+ffffffff81ffc4d0 t dce110_timing_generator_v_get_vblank_counter
+ffffffff81ffc520 t dce110_timing_generator_v_set_early_control
+ffffffff81ffc580 t dce110_timing_generator_v_wait_for_state
+ffffffff81ffc710 t dce110_timing_generator_v_set_blank
+ffffffff81ffc7a0 t dce110_timing_generator_v_set_overscan_color_black
+ffffffff81ffc840 t dce110_timing_generator_v_program_blank_color
+ffffffff81ffc8c0 t dce110_timing_generator_v_set_colors
+ffffffff81ffc9f0 t dce110_timing_generator_v_disable_vga
+ffffffff81ffca20 t dce110_timing_generator_v_did_triggered_reset_occur
+ffffffff81ffca60 t dce110_timing_generator_v_setup_global_swap_lock
+ffffffff81ffca80 t dce110_timing_generator_v_enable_reset_trigger
+ffffffff81ffcaa0 t dce110_timing_generator_v_disable_reset_trigger
+ffffffff81ffcac0 t dce110_timing_generator_v_tear_down_global_swap_lock
+ffffffff81ffcae0 t dce110_timing_generator_v_enable_advanced_request
+ffffffff81ffd000 T dce110_transform_v_construct
+ffffffff81ffd060 t dce110_xfmv_reset
+ffffffff81ffd0c0 t dce110_xfmv_set_scaler
+ffffffff81ffd820 t dce110_xfmv_set_pixel_storage_depth
+ffffffff81ffd900 t dce110_xfmv_set_gamut_remap
+ffffffff81ffd930 t program_multi_taps_filter
+ffffffff81ffdd20 t program_viewport
+ffffffff81ffe000 T dce112_compressor_power_up_fbc
+ffffffff81ffe130 T dce112_compressor_enable_fbc
+ffffffff81ffe2e0 T dce112_compressor_is_fbc_enabled_in_hw
+ffffffff81ffe390 T dce112_compressor_enable_lpt
+ffffffff81ffe4a0 t wait_for_fbc_state_changed
+ffffffff81ffe740 T dce112_compressor_disable_fbc
+ffffffff81ffe840 T dce112_compressor_disable_lpt
+ffffffff81ffe9a0 T dce112_compressor_is_lpt_enabled_in_hw
+ffffffff81ffe9f0 T dce112_compressor_program_compressed_surface_address_and_pitch
+ffffffff81ffeb30 T dce112_compressor_program_lpt_control
+ffffffff81ffeda0 T dce112_compressor_set_fbc_invalidation_triggers
+ffffffff81ffee30 T dce112_compressor_construct
+ffffffff81ffeef0 T dce112_compressor_create
+ffffffff81ffefe0 T dce112_compressor_destroy
+ffffffff82000000 T dce112_hw_sequencer_construct
+ffffffff82000050 t dce112_enable_display_power_gating
+ffffffff82001000 T dce112_validate_bandwidth
+ffffffff820010c0 T resource_map_phy_clock_resources
+ffffffff82001210 T dce112_add_stream_to_ctx
+ffffffff820012b0 T dce112_create_resource_pool
+ffffffff82002650 t dce112_resource_destruct
+ffffffff82002920 t dce112_destroy_resource_pool
+ffffffff82002980 t dce112_panel_cntl_create
+ffffffff82002a10 t dce112_link_encoder_create
+ffffffff82002b20 t dce112_validate_global
+ffffffff82002bb0 t read_dce_straps
+ffffffff82002c10 t create_audio
+ffffffff82002c40 t dce112_stream_encoder_create
+ffffffff82002ce0 t dce112_hwseq_create
+ffffffff82003000 T dce121_xgmi_enabled
+ffffffff82003060 T dce120_hw_sequencer_construct
+ffffffff820030c0 t dce120_enable_display_power_gating
+ffffffff820030f0 t dce120_update_dchub
+ffffffff82004000 T dce120_create_resource_pool
+ffffffff820053a0 t dce120_resource_destruct
+ffffffff82005680 t dce120_destroy_resource_pool
+ffffffff820056e0 t dce120_panel_cntl_create
+ffffffff82005770 t dce120_link_encoder_create
+ffffffff82005880 t read_dce_straps
+ffffffff82005910 t create_audio
+ffffffff82005940 t dce120_stream_encoder_create
+ffffffff820059e0 t dce121_hwseq_create
+ffffffff82005a50 t dce120_hwseq_create
+ffffffff82006000 T dce120_timing_generator_construct
+ffffffff82006090 t dce120_tg_validate_timing
+ffffffff82006140 t dce120_tg_program_timing
+ffffffff82006310 t dce120_timing_generator_enable_crtc
+ffffffff820063b0 t dce120_timing_generator_get_crtc_position
+ffffffff82006450 t dce120_timing_generator_get_vblank_counter
+ffffffff820064b0 t dce120_timing_generator_get_crtc_scanoutpos
+ffffffff820065a0 t dce120_timing_generator_set_early_control
+ffffffff820065e0 t dce120_tg_wait_for_state
+ffffffff820066f0 t dce120_tg_set_blank
+ffffffff820067b0 t dce120_tg_is_blanked
+ffffffff82006810 t dce120_timing_generator_set_overscan_color_black
+ffffffff820068e0 t dce120_timing_generator_program_blank_color
+ffffffff82006960 t dce120_tg_set_colors
+ffffffff82006a80 t dce120_timing_generator_disable_vga
+ffffffff82006af0 t dce120_timing_generator_did_triggered_reset_occur
+ffffffff82006b50 t dce120_timing_generator_setup_global_swap_lock
+ffffffff82006c80 t dce120_timing_generator_enable_reset_trigger
+ffffffff82006d90 t dce120_timing_generator_disable_reset_trigger
+ffffffff82006e40 t dce120_timing_generator_tear_down_global_swap_lock
+ffffffff82006f10 t dce120_timing_generator_enable_advanced_request
+ffffffff82006fb0 t dce120_timing_generator_set_drr
+ffffffff82007180 t dce120_timing_generator_set_static_screen_control
+ffffffff82007200 t dce120_timing_generator_set_test_pattern
+ffffffff820076a0 t dce120_arm_vert_intr
+ffffffff82007760 t dce120_is_tg_enabled
+ffffffff820077c0 t dce120_configure_crc
+ffffffff820079a0 t dce120_get_crc
+ffffffff82008000 T dce80_hw_sequencer_construct
+ffffffff82009000 T dce80_create_resource_pool
+ffffffff82009e40 T dce81_create_resource_pool
+ffffffff8200ac70 T dce83_create_resource_pool
+ffffffff8200b940 t dce80_resource_destruct
+ffffffff8200bc10 t dce80_destroy_resource_pool
+ffffffff8200bc70 t dce80_panel_cntl_create
+ffffffff8200bd00 t dce80_link_encoder_create
+ffffffff8200be10 t dce80_validate_bandwidth
+ffffffff8200bf70 t dce80_validate_global
+ffffffff8200c000 t read_dce_straps
+ffffffff8200c060 t create_audio
+ffffffff8200c090 t dce80_stream_encoder_create
+ffffffff8200c130 t dce80_hwseq_create
+ffffffff8200d000 T dce80_timing_generator_construct
+ffffffff8200d090 t program_timing
+ffffffff8200d170 t dce80_timing_generator_enable_advanced_request
+ffffffff8200e000 T cm_helper_program_color_matrices
+ffffffff8200e0c0 T cm_helper_program_xfer_func
+ffffffff8200e460 T cm_helper_convert_to_custom_float
+ffffffff8200e8b0 T cm_helper_translate_curve_to_hw_format
+ffffffff8200f430 T cm_helper_translate_curve_to_degamma_hw_format
+ffffffff82010000 T dpp_read_state
+ffffffff82010260 T dpp1_get_optimal_number_of_taps
+ffffffff82010400 T dpp_reset
+ffffffff82010470 T dpp1_cnv_setup
+ffffffff82010970 T dpp1_set_cursor_attributes
+ffffffff82010aa0 T dpp1_set_cursor_position
+ffffffff82010bd0 T dpp1_cnv_set_optional_cursor_attributes
+ffffffff82010c90 T dpp1_dppclk_control
+ffffffff82010d90 T dpp1_construct
+ffffffff82010e10 t dpp1_cm_set_regamma_pwl
+ffffffff82011000 T dpp1_cm_set_gamut_remap
+ffffffff820111a0 T dpp1_cm_set_output_csc_default
+ffffffff82011220 t dpp1_cm_program_color_matrix
+ffffffff820113e0 T dpp1_cm_set_output_csc_adjustment
+ffffffff820113f0 T dpp1_cm_power_on_regamma_lut
+ffffffff82011470 T dpp1_cm_program_regamma_lut
+ffffffff82011680 T dpp1_cm_configure_regamma_lut
+ffffffff82011780 T dpp1_cm_program_regamma_luta_settings
+ffffffff82011910 T dpp1_cm_program_regamma_lutb_settings
+ffffffff82011aa0 T dpp1_program_input_csc
+ffffffff82011cf0 T dpp1_program_bias_and_scale
+ffffffff82011e60 T dpp1_program_degamma_lutb_settings
+ffffffff82012010 T dpp1_program_degamma_luta_settings
+ffffffff820121c0 T dpp1_power_on_degamma_lut
+ffffffff82012240 T dpp1_set_degamma
+ffffffff82012430 T dpp1_degamma_ram_select
+ffffffff82012490 T dpp1_program_degamma_lut
+ffffffff820127b0 T dpp1_set_degamma_pwl
+ffffffff82012980 T dpp1_full_bypass
+ffffffff82012b20 T dpp1_program_input_lut
+ffffffff820131f0 T dpp1_set_hdr_multiplier
+ffffffff82014000 T dpp1_dscl_calc_lb_num_partitions
+ffffffff820141e0 T dpp1_dscl_is_lb_conf_valid
+ffffffff82014220 T dpp1_dscl_set_scaler_manual_scale
+ffffffff820155e0 t dpp1_dscl_get_filter_coeffs_64p
+ffffffff820156b0 t dpp1_dscl_set_scaler_filter
+ffffffff82016000 T hubbub1_wm_read_state
+ffffffff82016380 T hubbub1_allow_self_refresh_control
+ffffffff82016400 T hubbub1_is_allow_self_refresh_enabled
+ffffffff82016470 T hubbub1_verify_allow_pstate_change_high
+ffffffff82016630 T hubbub1_wm_change_req_wa
+ffffffff820166d0 T hubbub1_program_urgent_watermarks
+ffffffff82016ab0 T hubbub1_program_stutter_watermarks
+ffffffff82016f10 T hubbub1_program_pstate_watermarks
+ffffffff82017160 T hubbub1_program_watermarks
+ffffffff82017290 T hubbub1_update_dchub
+ffffffff820174c0 T hubbub1_toggle_watermark_change_req
+ffffffff82017560 T hubbub1_soft_reset
+ffffffff820175a0 T hubbub1_construct
+ffffffff82017600 t hubbub1_get_dcc_compression_cap
+ffffffff82017820 t hubbub1_dcc_support_swizzle
+ffffffff820178b0 t hubbub1_dcc_support_pixel_format
+ffffffff82018000 T hubp1_set_blank
+ffffffff82018110 T hubp1_clear_underflow
+ffffffff82018160 T hubp1_vready_workaround
+ffffffff820181f0 T hubp1_program_tiling
+ffffffff82018460 T hubp1_program_size
+ffffffff820185f0 T hubp1_program_rotation
+ffffffff82018760 T hubp1_program_pixel_format
+ffffffff82018d30 T hubp1_program_surface_flip_and_addr
+ffffffff820194c0 T hubp1_dcc_control
+ffffffff82019580 T hubp1_program_surface_config
+ffffffff82019690 T hubp1_program_requestor
+ffffffff82019a60 T hubp1_program_deadline
+ffffffff8201a160 T hubp1_is_flip_pending
+ffffffff8201a270 T min_set_viewport
+ffffffff8201a560 T hubp1_read_state_common
+ffffffff8201b200 T hubp1_read_state
+ffffffff8201b4d0 T hubp1_get_cursor_pitch
+ffffffff8201b570 T hubp1_cursor_set_attributes
+ffffffff8201b820 T hubp1_cursor_set_position
+ffffffff8201bb80 T hubp1_clk_cntl
+ffffffff8201bbd0 T hubp1_vtg_sel
+ffffffff8201bc10 T hubp1_in_blank
+ffffffff8201bc80 T hubp1_soft_reset
+ffffffff8201bcc0 T hubp1_set_flip_int
+ffffffff8201bd10 T hubp1_init
+ffffffff8201bd40 T dcn10_hubp_construct
+ffffffff8201bdb0 t hubp1_setup
+ffffffff8201be70 t hubp1_setup_interdependent
+ffffffff8201c1e0 t hubp1_set_vm_system_aperture_settings
+ffffffff8201c400 t hubp1_set_vm_context0_settings
+ffffffff8201c6e0 t hubp1_set_hubp_blank_en
+ffffffff8201c720 t hubp1_disconnect
+ffffffff8201c7b0 t hubp1_disable_control
+ffffffff8201c7f0 t hubp1_get_underflow_status
+ffffffff8201c860 t hubp1_wait_pipe_read_start
+ffffffff8201d000 T dcn10_lock_all_pipes
+ffffffff8201d100 T dcn10_log_hw_state
+ffffffff8201ed10 T dcn10_did_underflow_occur
+ffffffff8201edb0 T dcn10_enable_power_gating_plane
+ffffffff8201ef50 T dcn10_disable_vga
+ffffffff8201f140 T dcn10_dpp_pg_control
+ffffffff8201f390 T dcn10_hubp_pg_control
+ffffffff8201f5e0 T dcn10_bios_golden_init
+ffffffff8201f740 T dcn10_enable_stream_timing
+ffffffff8201fb30 T dcn10_verify_allow_pstate_change_high
+ffffffff8201fe90 T dcn10_plane_atomic_disconnect
+ffffffff8201ffc0 T dcn10_plane_atomic_power_down
+ffffffff82020120 T dcn10_plane_atomic_disable
+ffffffff82020280 T dcn10_disable_plane
+ffffffff82020440 T dcn10_init_pipes
+ffffffff82020b40 T dcn10_init_hw
+ffffffff82021130 T dcn10_power_down_on_boot
+ffffffff820212d0 T dcn10_reset_hw_ctx_wrap
+ffffffff820215f0 T dcn10_update_plane_addr
+ffffffff82021710 T dcn10_set_input_transfer_func
+ffffffff82021880 T dcn10_set_output_transfer_func
+ffffffff82021940 T dcn10_pipe_control_lock
+ffffffff82021a10 T dcn10_cursor_lock
+ffffffff82021bd0 T dcn10_enable_vblanks_synchronization
+ffffffff82022350 T dcn10_enable_timing_synchronization
+ffffffff82022710 T dcn10_enable_per_frame_crtc_position_reset
+ffffffff820228f0 T dcn10_program_gamut_remap
+ffffffff82022af0 T dcn10_program_output_csc
+ffffffff82022c20 T dcn10_update_visual_confirm_color
+ffffffff82022d20 T dcn10_update_mpcc
+ffffffff82022fa0 T dcn10_blank_pixel_data
+ffffffff820230e0 T dcn10_set_hdr_multiplier
+ffffffff82023170 T dcn10_program_pipe
+ffffffff82023d40 T dcn10_wait_for_pending_cleared
+ffffffff82023e40 T dcn10_post_unlock_program_front_end
+ffffffff820240f0 T dcn10_prepare_bandwidth
+ffffffff820242a0 T dcn10_optimize_bandwidth
+ffffffff82024450 T dcn10_set_drr
+ffffffff82024550 T dcn10_get_position
+ffffffff820245e0 T dcn10_set_static_screen_control
+ffffffff82024680 T dcn10_setup_stereo
+ffffffff820247e0 T dcn10_wait_for_mpcc_disconnect
+ffffffff82024990 T dcn10_dummy_display_power_gating
+ffffffff820249c0 T dcn10_update_pending_status
+ffffffff82024b00 T dcn10_update_dchub
+ffffffff82024b30 T dcn10_set_cursor_position
+ffffffff82025070 T dcn10_set_cursor_attribute
+ffffffff820250c0 T dcn10_set_cursor_sdr_white_level
+ffffffff82025190 T dcn10_get_vupdate_offset_from_vsync
+ffffffff82025220 T dcn10_calc_vupdate_position
+ffffffff820252b0 T dcn10_setup_periodic_interrupt
+ffffffff820253c0 T dcn10_setup_vupdate_interrupt
+ffffffff82025480 T dcn10_unblank_stream
+ffffffff82025590 T dcn10_send_immediate_sdp_message
+ffffffff820255f0 T dcn10_set_clock
+ffffffff82025700 T dcn10_get_clock
+ffffffff82025760 T dcn10_get_dcc_en_bits
+ffffffff82026000 T snprintf_count
+ffffffff82026090 T dcn10_clear_status_bits
+ffffffff82026240 T dcn10_get_hw_state
+ffffffff82028000 T dcn10_hw_sequencer_construct
+ffffffff82029000 T dcn10_ipp_construct
+ffffffff82029050 T dcn20_ipp_construct
+ffffffff820290a0 t dcn10_ipp_destroy
+ffffffff8202a000 T dcn10_link_encoder_set_dp_phy_pattern_training_pattern
+ffffffff8202a0b0 T dcn10_get_dig_frontend
+ffffffff8202a170 T enc1_configure_encoder
+ffffffff8202a1f0 T dcn10_psr_program_dp_dphy_fast_training
+ffffffff8202a270 T dcn10_psr_program_secondary_packet
+ffffffff8202a2f0 T dcn10_is_dig_enabled
+ffffffff8202a350 T dcn10_link_encoder_validate_dvi_output
+ffffffff8202a400 T dcn10_link_encoder_validate_dp_output
+ffffffff8202a440 T dcn10_link_encoder_construct
+ffffffff8202a630 T dcn10_link_encoder_validate_output_with_stream
+ffffffff8202a820 T dcn10_link_encoder_hw_init
+ffffffff8202aa20 T dcn10_aux_initialize
+ffffffff8202aab0 T dcn10_link_encoder_destroy
+ffffffff8202ab00 T dcn10_link_encoder_setup
+ffffffff8202ac50 T dcn10_link_encoder_enable_tmds_output
+ffffffff8202ad40 T dcn10_link_encoder_enable_tmds_output_with_clk_pattern_wa
+ffffffff8202ae60 T dcn10_link_encoder_enable_dp_output
+ffffffff8202afe0 T dcn10_link_encoder_enable_dp_mst_output
+ffffffff8202b160 T dcn10_link_encoder_disable_output
+ffffffff8202b340 T dcn10_link_encoder_dp_set_lane_settings
+ffffffff8202b4e0 T dcn10_link_encoder_dp_set_phy_pattern
+ffffffff8202bc00 t set_dp_phy_pattern_hbr2_compliance_cp2520_2
+ffffffff8202be00 T dcn10_link_encoder_update_mst_stream_allocation_table
+ffffffff8202c0e0 T dcn10_link_encoder_connect_dig_be_to_fe
+ffffffff8202c220 T dcn10_link_encoder_enable_hpd
+ffffffff8202c260 T dcn10_link_encoder_disable_hpd
+ffffffff8202c2a0 T dcn10_get_dig_mode
+ffffffff8202c310 T dcn10_link_encoder_get_max_link_cap
+ffffffff8202c390 t program_pattern_symbols
+ffffffff8202d000 T mpc1_set_bg_color
+ffffffff8202d1e0 T mpc1_get_mpcc
+ffffffff8202d270 T mpc1_update_stereo_mix
+ffffffff8202d3a0 T mpc1_assert_idle_mpcc
+ffffffff8202d470 T mpc1_get_mpcc_for_dpp
+ffffffff8202d520 T mpc1_is_mpcc_idle
+ffffffff8202d610 T mpc1_assert_mpcc_idle_before_connect
+ffffffff8202d750 T mpc1_insert_plane
+ffffffff8202dca0 T mpc1_remove_mpcc
+ffffffff8202e060 T mpc1_mpc_init
+ffffffff8202e380 T mpc1_mpc_init_single_inst
+ffffffff8202e570 T mpc1_init_mpcc_list_from_hw
+ffffffff8202e840 T mpc1_read_mpcc_state
+ffffffff8202e9d0 T mpc1_cursor_lock
+ffffffff8202ea50 T mpc1_get_mpc_out_mux
+ffffffff8202ead0 T dcn10_mpc_construct
+ffffffff8202ec50 t mpc1_update_blending
+ffffffff8202f000 T opp1_program_bit_depth_reduction
+ffffffff8202f400 T opp1_set_dyn_expansion
+ffffffff8202f570 T opp1_program_fmt
+ffffffff8202f870 T opp1_program_stereo
+ffffffff8202f9a0 T opp1_pipe_clock_control
+ffffffff8202f9e0 T opp1_destroy
+ffffffff8202fa30 T dcn10_opp_construct
+ffffffff82030000 T optc1_program_global_sync
+ffffffff82030150 T optc1_setup_vertical_interrupt0
+ffffffff820301e0 T optc1_setup_vertical_interrupt1
+ffffffff82030250 T optc1_setup_vertical_interrupt2
+ffffffff820302c0 T optc1_program_timing
+ffffffff82030970 T optc1_is_two_pixels_per_containter
+ffffffff820309c0 T optc1_set_vtg_params
+ffffffff82030b00 T optc1_set_blank_data_double_buffer
+ffffffff82030b40 T optc1_set_timing_double_buffer
+ffffffff82030b80 T optc1_set_blank
+ffffffff82030c60 T optc1_is_blanked
+ffffffff82030ce0 T optc1_enable_optc_clock
+ffffffff82030f00 T optc1_disable_crtc
+ffffffff82030ff0 T optc1_program_blank_color
+ffffffff820310a0 T optc1_validate_timing
+ffffffff820311a0 T optc1_get_vblank_counter
+ffffffff82031200 T optc1_lock
+ffffffff820312f0 T optc1_unlock
+ffffffff82031360 T optc1_get_position
+ffffffff820313e0 T optc1_is_counter_moving
+ffffffff82031460 T optc1_did_triggered_reset_occur
+ffffffff82031500 T optc1_disable_reset_trigger
+ffffffff820315c0 T optc1_enable_reset_trigger
+ffffffff820316d0 T optc1_enable_crtc_reset
+ffffffff82031830 T optc1_wait_for_state
+ffffffff82031900 T optc1_set_early_control
+ffffffff82031930 T optc1_set_static_screen_control
+ffffffff820319d0 T optc1_set_drr
+ffffffff82031c00 T optc1_set_vtotal_min_max
+ffffffff82031ca0 T optc1_get_crtc_scanoutpos
+ffffffff82031db0 T optc1_program_stereo
+ffffffff82031fb0 T optc1_is_stereo_left_eye
+ffffffff82032020 T optc1_get_hw_timing
+ffffffff82032140 T optc1_read_otg_state
+ffffffff82032450 T optc1_get_otg_active_size
+ffffffff82032560 T optc1_clear_optc_underflow
+ffffffff820325b0 T optc1_tg_init
+ffffffff82032660 T optc1_is_tg_enabled
+ffffffff820326d0 T optc1_is_optc_underflow_occurred
+ffffffff82032740 T optc1_configure_crc
+ffffffff820329d0 T optc1_get_crc
+ffffffff82032ae0 T dcn10_timing_generator_init
+ffffffff82032b50 t optc1_enable_crtc
+ffffffff82032c50 t optc1_set_test_pattern
+ffffffff82033330 t optc1_program_manual_trigger
+ffffffff820333e0 t optc1_setup_manual_trigger
+ffffffff82034000 T dcn10_find_first_free_match_stream_enc_for_link
+ffffffff820340b0 T dcn10_create_resource_pool
+ffffffff82035260 t dcn10_resource_construct_fp
+ffffffff820353e0 t dcn10_resource_destruct
+ffffffff820356f0 t dcn10_destroy_resource_pool
+ffffffff82035750 t dcn10_panel_cntl_create
+ffffffff820357e0 t dcn10_link_encoder_create
+ffffffff820358e0 t dcn10_validate_bandwidth
+ffffffff82035960 t dcn10_validate_global
+ffffffff82035b40 t dcn10_acquire_idle_pipe_for_layer
+ffffffff82035c80 t dcn10_validate_plane
+ffffffff82035cd0 t dcn10_add_stream_to_ctx
+ffffffff82035e90 t dcn10_patch_unknown_plane_state
+ffffffff82035ef0 t read_dce_straps
+ffffffff82035f20 t create_audio
+ffffffff82035f50 t dcn10_stream_encoder_create
+ffffffff82035ff0 t dcn10_hwseq_create
+ffffffff820360a0 t dcn10_get_dcc_compression_cap
+ffffffff82037000 T enc1_update_generic_info_packet
+ffffffff82037430 T enc1_stream_encoder_dp_set_stream_attribute
+ffffffff82037900 T enc1_stream_encoder_set_stream_attribute_helper
+ffffffff82037980 T enc1_stream_encoder_hdmi_set_stream_attribute
+ffffffff82037f70 T enc1_stream_encoder_dvi_set_stream_attribute
+ffffffff82038100 T enc1_stream_encoder_set_throttled_vcp_size
+ffffffff82038320 T enc1_stream_encoder_update_dp_info_packets
+ffffffff820384c0 T enc1_stream_encoder_send_immediate_sdp_message
+ffffffff820388d0 T enc1_stream_encoder_stop_dp_info_packets
+ffffffff82038aa0 T enc1_stream_encoder_dp_blank
+ffffffff82038c10 T enc1_stream_encoder_dp_unblank
+ffffffff82038e20 T enc1_stream_encoder_set_avmute
+ffffffff82038e60 T enc1_reset_hdmi_stream_attribute
+ffffffff82038f30 T get_audio_clock_info
+ffffffff82039020 T enc1_se_enable_audio_clock
+ffffffff82039080 T enc1_se_enable_dp_audio
+ffffffff82039150 T enc1_se_audio_mute_control
+ffffffff820391a0 T enc1_se_dp_audio_setup
+ffffffff820391b0 t enc1_se_audio_setup
+ffffffff82039340 T enc1_se_dp_audio_enable
+ffffffff82039590 T enc1_se_dp_audio_disable
+ffffffff82039700 T enc1_se_hdmi_audio_setup
+ffffffff82039bd0 T enc1_se_hdmi_audio_disable
+ffffffff82039c60 T enc1_setup_stereo_sync
+ffffffff82039ce0 T enc1_dig_connect_to_otg
+ffffffff82039d20 T enc1_dig_source_otg
+ffffffff82039d90 T enc1_stream_encoder_dp_get_pixel_format
+ffffffff82039e80 T dcn10_stream_encoder_construct
+ffffffff82039ee0 t enc1_stream_encoder_update_hdmi_info_packets
+ffffffff8203a290 t enc1_stream_encoder_stop_hdmi_info_packets
+ffffffff8203b000 T dccg2_update_dpp_dto
+ffffffff8203b160 T dccg2_get_dccg_ref_freq
+ffffffff8203b220 T dccg2_set_fifo_errdet_ovr_en
+ffffffff8203b260 T dccg2_otg_add_pixel
+ffffffff8203b300 T dccg2_otg_drop_pixel
+ffffffff8203b3a0 T dccg2_init
+ffffffff8203b3d0 T dccg2_create
+ffffffff8203b480 T dcn_dccg_destroy
+ffffffff8203c000 T dpp20_read_state
+ffffffff8203c1d0 T dpp2_power_on_obuf
+ffffffff8203c2a0 T dpp2_dummy_program_input_lut
+ffffffff8203c2d0 T dscl2_calc_lb_num_partitions
+ffffffff8203c3f0 T dpp2_cnv_set_alpha_keyer
+ffffffff8203c670 T dpp2_set_cursor_attributes
+ffffffff8203c7d0 T oppn20_dummy_program_regamma_pwl
+ffffffff8203c800 T dpp2_construct
+ffffffff8203c880 t dpp2_cnv_setup
+ffffffff8203e000 T dpp2_set_degamma_pwl
+ffffffff8203e3b0 T dpp2_set_degamma
+ffffffff8203e560 T dpp2_cm_set_gamut_remap
+ffffffff8203e790 T dpp2_program_input_csc
+ffffffff8203e9c0 T dpp20_program_blnd_lut
+ffffffff8203f110 T dpp20_program_shaper
+ffffffff820410a0 T dpp20_program_3dlut
+ffffffff820417a0 t dpp20_set3dlut_ram12
+ffffffff82041970 T dpp2_set_hdr_multiplier
+ffffffff82042000 t dsc2_get_enc_caps
+ffffffff82042080 t dsc2_read_state
+ffffffff82042230 t dsc2_validate_stream
+ffffffff82042290 t dsc2_set_config
+ffffffff82043620 t dsc2_get_packed_pps
+ffffffff820437c0 t dsc2_enable
+ffffffff82043970 t dsc2_disable
+ffffffff82043af0 t dsc2_disconnect
+ffffffff82043b60 T dsc2_construct
+ffffffff82043bb0 t dsc_prepare_config
+ffffffff82044270 t dsc_log_pps
+ffffffff82045000 T dwb2_config_dwb_cnv
+ffffffff820451f0 T dwb2_disable
+ffffffff82045300 T dwb2_is_enabled
+ffffffff820453a0 T dwb2_set_stereo
+ffffffff82045490 T dwb2_set_new_content
+ffffffff82045500 T dwb2_set_scaler
+ffffffff82045890 t dwb2_get_caps
+ffffffff82045970 t dwb2_enable
+ffffffff82045ad0 t dwb2_update
+ffffffff82045c30 t dwb2_set_warmup
+ffffffff82045da0 T dcn20_dwbc_construct
+ffffffff82046000 T dwb_program_horz_scalar
+ffffffff820464c0 t wbscl_get_filter_coeffs_16p
+ffffffff82046990 t wbscl_set_scaler_filter
+ffffffff82046ba0 T dwb_program_vert_scalar
+ffffffff82048000 T hubbub2_dcc_support_swizzle
+ffffffff820480c0 T hubbub2_dcc_support_pixel_format
+ffffffff82048110 T hubbub2_get_dcc_compression_cap
+ffffffff82048350 T hubbub2_init_vm_ctx
+ffffffff820484a0 T hubbub2_init_dchub_sys_ctx
+ffffffff820486f0 T hubbub2_update_dchub
+ffffffff820488f0 T hubbub2_wm_read_state
+ffffffff82048c80 T hubbub2_get_dchub_ref_freq
+ffffffff82048d60 T hubbub2_read_state
+ffffffff82048eb0 T hubbub2_construct
+ffffffff82048f10 t hubbub2_program_watermarks
+ffffffff8204a000 T hubp2_set_vm_system_aperture_settings
+ffffffff8204a1e0 T hubp2_program_deadline
+ffffffff8204a930 T hubp2_vready_at_or_After_vsync
+ffffffff8204a9d0 T hubp2_setup_interdependent
+ffffffff8204ae40 T hubp2_program_size
+ffffffff8204afd0 T hubp2_program_rotation
+ffffffff8204b140 T hubp2_dcc_control
+ffffffff8204b200 T hubp2_program_pixel_format
+ffffffff8204b7d0 T hubp2_program_surface_config
+ffffffff8204ba10 T hubp2_get_lines_per_chunk
+ffffffff8204bad0 T hubp2_cursor_set_attributes
+ffffffff8204be90 T hubp2_dmdata_set_attributes
+ffffffff8204c270 T hubp2_dmdata_load
+ffffffff8204c300 T hubp2_dmdata_status_done
+ffffffff8204c370 T hubp2_program_surface_flip_and_addr
+ffffffff8204cac0 T hubp2_enable_triplebuffer
+ffffffff8204cb90 T hubp2_is_triplebuffer_enabled
+ffffffff8204cc10 T hubp2_set_flip_control_surface_gsl
+ffffffff8204cc60 T hubp2_is_flip_pending
+ffffffff8204cd70 T hubp2_set_blank
+ffffffff8204cdd0 T hubp2_set_blank_regs
+ffffffff8204ced0 T hubp2_cursor_set_position
+ffffffff8204d2f0 T hubp2_clk_cntl
+ffffffff8204d340 T hubp2_vtg_sel
+ffffffff8204d380 T hubp2_clear_underflow
+ffffffff8204d3d0 T hubp2_read_state_common
+ffffffff8204dfd0 T hubp2_read_state
+ffffffff8204e2a0 T hubp2_construct
+ffffffff8204e310 t hubp2_setup
+ffffffff8204e7c0 t hubp2_validate_dml_output
+ffffffff82050000 T dcn20_set_flip_control_gsl
+ffffffff82050050 T dcn20_enable_power_gating_plane
+ffffffff82050410 T dcn20_dccg_init
+ffffffff82050490 T dcn20_disable_vga
+ffffffff82050550 T dcn20_program_triple_buffer
+ffffffff820505a0 T dcn20_init_blank
+ffffffff82050790 T dcn20_dsc_pg_control
+ffffffff82050ba0 T dcn20_dpp_pg_control
+ffffffff82050e50 T dcn20_hubp_pg_control
+ffffffff82051100 T dcn20_plane_atomic_disable
+ffffffff82051250 t dcn20_setup_gsl_group_as_lock
+ffffffff820514d0 T dcn20_disable_plane
+ffffffff82051670 T dcn20_disable_pixel_data
+ffffffff82051690 T dcn20_blank_pixel_data
+ffffffff82051870 T dcn20_enable_stream_timing
+ffffffff82051e50 T dcn20_program_output_csc
+ffffffff82051f40 T dcn20_set_output_transfer_func
+ffffffff820520b0 T dcn20_set_blend_lut
+ffffffff82052120 T dcn20_set_shaper_3dlut
+ffffffff820521e0 T dcn20_set_input_transfer_func
+ffffffff820523a0 T dcn20_update_odm
+ffffffff82052490 T dcn20_pipe_control_lock
+ffffffff820527d0 T dcn20_program_front_end_for_ctx
+ffffffff820533a0 t dcn20_program_pipe
+ffffffff82053e60 T dcn20_post_unlock_program_front_end
+ffffffff820541f0 T dcn20_prepare_bandwidth
+ffffffff82054340 T dcn20_optimize_bandwidth
+ffffffff82054520 T dcn20_update_bandwidth
+ffffffff820547e0 T dcn20_enable_writeback
+ffffffff82054930 T dcn20_disable_writeback
+ffffffff820549c0 T dcn20_wait_for_blank_complete
+ffffffff82054a50 T dcn20_dmdata_status_done
+ffffffff82054aa0 T dcn20_disable_stream_gating
+ffffffff82054b50 T dcn20_enable_stream_gating
+ffffffff82054bf0 T dcn20_set_dmdata_attributes
+ffffffff82054cb0 T dcn20_init_vm_ctx
+ffffffff82054d70 T dcn20_init_sys_ctx
+ffffffff82054e20 T dcn20_update_plane_addr
+ffffffff82054f60 T dcn20_unblank_stream
+ffffffff820550e0 T dcn20_setup_vupdate_interrupt
+ffffffff82055150 T dcn20_reset_hw_ctx_wrap
+ffffffff820554f0 T dcn20_update_visual_confirm_color
+ffffffff82055600 T dcn20_update_mpcc
+ffffffff82055880 T dcn20_enable_stream
+ffffffff82055a50 T dcn20_program_dmdata_engine
+ffffffff82055af0 T dcn20_fpga_init_hw
+ffffffff820560f0 T dcn20_optimize_timing_for_fsft
+ffffffff82056130 T dcn20_set_disp_pattern_generator
+ffffffff82057000 T dcn20_hw_sequencer_construct
+ffffffff82058000 T enc2_fec_set_enable
+ffffffff82058090 T enc2_fec_set_ready
+ffffffff820580d0 T enc2_fec_is_active
+ffffffff82058140 T link_enc2_read_state
+ffffffff820581f0 T dcn20_link_encoder_enable_dp_output
+ffffffff82058300 T dcn20_link_encoder_get_max_link_cap
+ffffffff820583b0 T dcn20_link_encoder_is_in_alt_mode
+ffffffff82058430 T enc2_hw_init
+ffffffff82058510 T dcn20_link_encoder_construct
+ffffffff82059000 T mmhubbub2_config_mcif_irq
+ffffffff82059130 T mmhubbub2_enable_mcif
+ffffffff82059170 T mmhubbub2_disable_mcif
+ffffffff820591b0 T mcifwb2_dump_frame
+ffffffff820592c0 t mmhubbub2_config_mcif_buf
+ffffffff82059910 t mmhubbub2_config_mcif_arb
+ffffffff82059d20 T dcn20_mmhubbub_construct
+ffffffff8205a000 T mpc2_update_blending
+ffffffff8205a2a0 T mpc2_set_denorm
+ffffffff8205a310 T mpc2_set_denorm_clamp
+ffffffff8205a460 T mpc2_set_output_csc
+ffffffff8205a650 T mpc2_set_ocsc_default
+ffffffff8205a830 T mpc20_power_on_ogam_lut
+ffffffff8205a8b0 T mpc2_set_output_gamma
+ffffffff8205b070 T mpc2_assert_idle_mpcc
+ffffffff8205b180 T mpc2_assert_mpcc_idle_before_connect
+ffffffff8205b3d0 t mpc2_get_mpcc_for_dpp
+ffffffff8205b490 T dcn20_mpc_construct
+ffffffff8205c000 T opp2_set_disp_pattern_generator
+ffffffff8205c810 T opp2_dpg_set_blank_color
+ffffffff8205c990 T opp2_program_dpg_dimensions
+ffffffff8205ca20 T opp2_dpg_is_blanked
+ffffffff8205cae0 T opp2_program_left_edge_extra_pixel
+ffffffff8205cb30 T dcn20_opp_construct
+ffffffff8205d000 T optc2_enable_crtc
+ffffffff8205d100 T optc2_set_gsl
+ffffffff8205d1f0 T optc2_set_gsl_source_select
+ffffffff8205d2b0 T optc2_set_dsc_config
+ffffffff8205d380 T optc2_get_dsc_status
+ffffffff8205d3c0 T optc2_is_two_pixels_per_containter
+ffffffff8205d3d0 T optc2_set_odm_bypass
+ffffffff8205d510 T optc2_set_odm_combine
+ffffffff8205d700 T optc2_get_optc_source
+ffffffff8205d7d0 T optc2_triplebuffer_lock
+ffffffff8205d8f0 T optc2_triplebuffer_unlock
+ffffffff8205d9a0 T optc2_lock_doublebuffer_enable
+ffffffff8205db80 T optc2_lock_doublebuffer_disable
+ffffffff8205dc60 T optc2_setup_manual_trigger
+ffffffff8205dd80 T optc2_program_manual_trigger
+ffffffff8205ddf0 T optc2_configure_crc
+ffffffff8205de80 T optc2_get_last_used_drr_vtotal
+ffffffff8205dec0 T dcn20_timing_generator_init
+ffffffff8205df30 t optc2_set_dwb_source
+ffffffff8205dfc0 t optc2_align_vblanks
+ffffffff8205f000 T dcn20_dpp_destroy
+ffffffff8205f050 T dcn20_dpp_create
+ffffffff8205f120 T dcn20_ipp_create
+ffffffff8205f1e0 T dcn20_opp_create
+ffffffff8205f2a0 T dcn20_aux_engine_create
+ffffffff8205f340 T dcn20_i2c_hw_create
+ffffffff8205f3d0 T dcn20_mpc_create
+ffffffff8205f460 T dcn20_hubbub_create
+ffffffff8205f530 T dcn20_timing_generator_create
+ffffffff8205f5d0 T dcn20_link_encoder_create
+ffffffff8205f6d0 T dcn20_stream_encoder_create
+ffffffff8205f790 T dcn20_hwseq_create
+ffffffff8205f800 T dcn20_clock_source_destroy
+ffffffff8205f850 T dcn20_dsc_create
+ffffffff8205f910 T dcn20_dsc_destroy
+ffffffff8205f960 T dcn20_hubp_create
+ffffffff8205fa30 T dcn20_build_mapped_resource
+ffffffff8205fc50 T dcn20_acquire_dsc
+ffffffff8205fd90 T dcn20_release_dsc
+ffffffff8205fe00 T dcn20_add_dsc_to_stream_resource
+ffffffff8205ff50 T dcn20_add_stream_to_ctx
+ffffffff820600e0 T dcn20_remove_stream_from_ctx
+ffffffff820601e0 T dcn20_split_stream_for_odm
+ffffffff82060690 T dcn20_split_stream_for_mpc
+ffffffff82060810 T dcn20_calc_max_scaled_time
+ffffffff82060890 T dcn20_set_mcif_arb_params
+ffffffff82060a00 T dcn20_validate_dsc
+ffffffff82060b90 T dcn20_find_secondary_pipe
+ffffffff82060d70 T dcn20_merge_pipes_for_validate
+ffffffff82061010 T dcn20_validate_apply_pipe_split_flags
+ffffffff82061800 T dcn20_fast_validate_bw
+ffffffff82061d10 T dcn20_validate_bandwidth
+ffffffff82061d90 T dcn20_acquire_idle_pipe_for_layer
+ffffffff82061ea0 T dcn20_get_dcc_compression_cap
+ffffffff82061ed0 T dcn20_patch_unknown_plane_state
+ffffffff82061f30 T dcn20_dwbc_create
+ffffffff82062050 T dcn20_mmhubbub_create
+ffffffff820621b0 T dcn20_create_resource_pool
+ffffffff82063a00 t dcn20_resource_destruct
+ffffffff82063ea0 t dcn20_destroy_resource_pool
+ffffffff82063f00 t dcn20_panel_cntl_create
+ffffffff82063f90 t read_dce_straps
+ffffffff82063fc0 t dcn20_create_audio
+ffffffff82064000 T enc2_set_dynamic_metadata
+ffffffff82064280 T enc2_stream_encoder_dp_unblank
+ffffffff820645b0 T enc2_stream_encoder_dp_set_stream_attribute
+ffffffff82064610 T enc2_get_fifo_cal_average_level
+ffffffff82064670 T dcn20_stream_encoder_construct
+ffffffff820646d0 t enc2_stream_encoder_update_hdmi_info_packets
+ffffffff820647a0 t enc2_stream_encoder_stop_hdmi_info_packets
+ffffffff82064aa0 t enc2_stream_encoder_update_dp_info_packets
+ffffffff82064b50 t enc2_read_state
+ffffffff82064cd0 t enc2_dp_set_dsc_config
+ffffffff82064da0 t enc2_dp_set_dsc_pps_info_packet
+ffffffff82065270 t enc2_dp_set_odm_combine
+ffffffff820652b0 t enc2_update_hdmi_info_packet
+ffffffff82066000 T dcn20_vmid_setup
+ffffffff82067000 T dccg201_create
+ffffffff820670b0 t dccg201_update_dpp_dto
+ffffffff82068000 T dpp201_construct
+ffffffff82068080 t dpp201_get_optimal_number_of_taps
+ffffffff82068460 t dpp201_cnv_setup
+ffffffff82069000 T hubbub201_construct
+ffffffff82069060 t hubbub201_program_watermarks
+ffffffff8206a000 T dcn201_hubp_construct
+ffffffff8206a070 t hubp201_setup
+ffffffff8206a360 t hubp201_program_surface_config
+ffffffff8206b000 T dcn201_update_plane_addr
+ffffffff8206b2a0 T dcn201_init_blank
+ffffffff8206b3e0 T dcn201_init_hw
+ffffffff8206bca0 T dcn201_plane_atomic_disconnect
+ffffffff8206be10 T dcn201_update_mpcc
+ffffffff8206c0b0 T dcn201_pipe_control_lock
+ffffffff8206c1b0 T dcn201_set_cursor_attribute
+ffffffff8206c240 T dcn201_set_dmdata_attributes
+ffffffff8206c350 T dcn201_unblank_stream
+ffffffff8206d000 T dcn201_hw_sequencer_construct
+ffffffff8206e000 T dcn201_link_encoder_construct
+ffffffff8206e1a0 t dcn201_link_encoder_is_in_alt_mode
+ffffffff8206e210 t dcn201_link_encoder_get_max_link_cap
+ffffffff8206f000 t mpc201_set_out_rate_control
+ffffffff8206f130 T dcn201_mpc_construct
+ffffffff82070000 T dcn201_opp_construct
+ffffffff82071000 T optc201_is_two_pixels_per_containter
+ffffffff82071010 T dcn201_timing_generator_init
+ffffffff82071080 t optc201_validate_timing
+ffffffff82071180 t optc201_triplebuffer_unlock
+ffffffff82071230 t optc201_triplebuffer_lock
+ffffffff82071350 t optc201_get_optc_source
+ffffffff82072000 T dcn201_create_resource_pool
+ffffffff82072a40 t dcn201_resource_destruct
+ffffffff82072d30 t dcn201_destroy_resource_pool
+ffffffff82072d90 t dcn201_link_init
+ffffffff82072de0 t dcn201_link_encoder_create
+ffffffff82072ea0 t dcn201_acquire_idle_pipe_for_layer
+ffffffff82072fb0 t dcn201_populate_dml_writeback_from_context
+ffffffff82073010 t read_dce_straps
+ffffffff82073040 t dcn201_create_audio
+ffffffff82073070 t dcn201_stream_encoder_create
+ffffffff82073110 t dcn201_hwseq_create
+ffffffff82073180 t dcn201_get_dcc_compression_cap
+ffffffff82074000 T dccg21_update_dpp_dto
+ffffffff82074120 T dccg21_create
+ffffffff82075000 T dcn21_dchvm_init
+ffffffff82075200 T hubbub21_init_dchub
+ffffffff820753e0 T hubbub21_program_urgent_watermarks
+ffffffff82075bd0 T hubbub21_program_stutter_watermarks
+ffffffff820760c0 T hubbub21_program_pstate_watermarks
+ffffffff82076360 T hubbub21_program_watermarks
+ffffffff820764c0 T hubbub21_wm_read_state
+ffffffff820767c0 T hubbub21_construct
+ffffffff82076820 t hubbub21_apply_DEDCN21_147_wa
+ffffffff82077000 T apply_DEDCN21_142_wa_for_hostvm_deadline
+ffffffff820772e0 T hubp21_program_deadline
+ffffffff82077310 T hubp21_program_requestor
+ffffffff820776b0 T hubp21_construct
+ffffffff82077720 t hubp21_setup
+ffffffff82077780 t hubp21_set_viewport
+ffffffff82077a70 t hubp21_program_surface_flip_and_addr
+ffffffff82078390 t hubp21_set_vm_system_aperture_settings
+ffffffff820784c0 t hubp21_init
+ffffffff820784f0 t hubp21_validate_dml_output
+ffffffff8207a000 T dcn21_init_sys_ctx
+ffffffff8207a110 T dcn21_s0i3_golden_init_wa
+ffffffff8207a170 T dcn21_exit_optimized_pwr_state
+ffffffff8207a190 T dcn21_optimize_pwr_state
+ffffffff8207a1c0 T dcn21_PLAT_58856_wa
+ffffffff8207a220 T dcn21_set_abm_immediate_disable
+ffffffff8207a340 T dcn21_set_pipe
+ffffffff8207a450 T dcn21_set_backlight_level
+ffffffff8207a620 T dcn21_is_abm_supported
+ffffffff8207b000 T dcn21_hw_sequencer_construct
+ffffffff8207c000 T dcn21_link_encoder_enable_dp_output
+ffffffff8207c140 t dcn21_link_encoder_acquire_phy
+ffffffff8207c320 T dcn21_link_encoder_construct
+ffffffff8207c510 t dcn21_link_encoder_enable_dp_mst_output
+ffffffff8207c580 t dcn21_link_encoder_disable_output
+ffffffff8207d000 T dcn21_fast_validate_bw
+ffffffff8207d660 T dcn21_create_resource_pool
+ffffffff8207e9c0 t dcn21_resource_destruct
+ffffffff8207ee60 t dcn21_destroy_resource_pool
+ffffffff8207eec0 t dcn21_panel_cntl_create
+ffffffff8207ef50 t dcn21_link_encoder_create
+ffffffff8207f050 t dcn21_validate_bandwidth
+ffffffff8207f0d0 t dcn21_patch_unknown_plane_state
+ffffffff8207f120 t dcn21_get_panel_config_defaults
+ffffffff8207f1a0 t read_dce_straps
+ffffffff8207f1d0 t dcn21_create_audio
+ffffffff8207f200 t dcn21_stream_encoder_create
+ffffffff8207f2a0 t dcn21_hwseq_create
+ffffffff82080000 T afmt3_setup_hdmi_audio
+ffffffff820801d0 T afmt3_se_audio_setup
+ffffffff82080390 T afmt3_audio_mute_control
+ffffffff82080400 T afmt3_audio_info_immediate_update
+ffffffff82080440 T afmt3_setup_dp_audio
+ffffffff82080530 T afmt3_construct
+ffffffff82081000 T cm_helper_program_gamcor_xfer_func
+ffffffff820813a0 T cm3_helper_translate_curve_to_hw_format
+ffffffff82081fa0 T cm3_helper_convert_to_custom_float
+ffffffff820823f0 T cm3_helper_translate_curve_to_degamma_hw_format
+ffffffff82082c60 T is_rgb_equal
+ffffffff82083000 T dccg3_create
+ffffffff820830b0 T dccg30_create
+ffffffff82084000 T dcn30_link_encoder_validate_output_with_stream
+ffffffff82084010 T dcn30_link_encoder_construct
+ffffffff82084230 T enc3_hw_init
+ffffffff82085000 T enc3_stream_encoder_update_hdmi_info_packets
+ffffffff82085100 t enc3_update_hdmi_info_packet
+ffffffff820854f0 T enc3_stream_encoder_stop_hdmi_info_packets
+ffffffff82085ab0 T enc3_dp_set_dsc_pps_info_packet
+ffffffff82085dd0 T enc3_stream_encoder_update_dp_info_packets
+ffffffff82086010 T enc3_audio_mute_control
+ffffffff82086080 T enc3_se_dp_audio_setup
+ffffffff82086100 T enc3_se_dp_audio_enable
+ffffffff820861f0 T enc3_se_hdmi_audio_setup
+ffffffff82086500 T dcn30_dio_stream_encoder_construct
+ffffffff82086570 t enc3_stream_encoder_hdmi_set_stream_attribute
+ffffffff82086b60 t enc3_stream_encoder_dvi_set_stream_attribute
+ffffffff82086d60 t enc3_read_state
+ffffffff82086ef0 t enc3_dp_set_dsc_config
+ffffffff82086fc0 t enc3_dp_set_odm_combine
+ffffffff82087000 T dpp30_read_state
+ffffffff82087050 T dpp3_program_post_csc
+ffffffff82087230 T dpp3_set_pre_degam
+ffffffff820872e0 T dpp3_cnv_setup
+ffffffff82087ba0 T dpp3_set_cursor_attributes
+ffffffff82087d20 T dpp3_get_optimal_number_of_taps
+ffffffff82088790 T dpp3_construct
+ffffffff820887f0 t dpp3_deferred_update
+ffffffff82088bc0 t dpp3_program_blnd_lut
+ffffffff82089630 t dpp3_program_shaper
+ffffffff8208b680 t dpp3_program_3dlut
+ffffffff8208be50 t dpp3_set3dlut_ram12
+ffffffff8208d000 T dpp3_program_cm_dealpha
+ffffffff8208d0a0 T dpp3_program_cm_bias
+ffffffff8208d190 T dpp3_program_gamcor_lut
+ffffffff8208dbd0 t dpp3_power_on_gamcor_lut
+ffffffff8208dd00 T dpp3_set_hdr_multiplier
+ffffffff8208dd50 T dpp3_cm_set_gamut_remap
+ffffffff8208e000 T dwb3_config_fc
+ffffffff8208e1b0 T dwb3_set_stereo
+ffffffff8208e270 T dwb3_enable
+ffffffff8208e3a0 T dwb3_set_denorm
+ffffffff8208e4c0 T dwb3_disable
+ffffffff8208e570 T dwb3_update
+ffffffff8208e6a0 T dwb3_is_enabled
+ffffffff8208e740 T dwb3_set_new_content
+ffffffff8208e780 t dwb3_get_caps
+ffffffff8208e820 T dcn30_dwbc_construct
+ffffffff8208e870 T dwb3_set_host_read_rate_control
+ffffffff8208f000 T dwb3_ogam_set_input_transfer_func
+ffffffff8208f9d0 T dwb3_set_gamut_remap
+ffffffff8208fb30 t dwb3_program_gamut_remap
+ffffffff8208fcc0 T dwb3_program_hdr_mult
+ffffffff82090000 T hubbub3_init_dchub_sys_ctx
+ffffffff820901e0 T hubbub3_program_watermarks
+ffffffff820902f0 T hubbub3_dcc_support_swizzle
+ffffffff820903c0 T hubbub3_get_dcc_compression_cap
+ffffffff820905b0 T hubbub3_force_wm_propagate_to_pipes
+ffffffff82090660 T hubbub3_force_pstate_change_control
+ffffffff820906e0 T hubbub3_init_watermarks
+ffffffff82090a20 T hubbub3_construct
+ffffffff82091000 T hubp3_set_vm_system_aperture_settings
+ffffffff82091130 T hubp3_program_surface_flip_and_addr
+ffffffff82091b60 T hubp3_dcc_control
+ffffffff82091c20 T hubp3_dcc_control_sienna_cichlid
+ffffffff82091d30 T hubp3_dmdata_set_attributes
+ffffffff82091f30 T hubp3_program_surface_config
+ffffffff82092230 T hubp3_read_state
+ffffffff820924a0 T hubp3_setup
+ffffffff82092530 T hubp3_init
+ffffffff82092560 T hubp3_construct
+ffffffff82093000 T dcn30_set_blend_lut
+ffffffff82093070 T dcn30_set_input_transfer_func
+ffffffff820931d0 T dcn30_set_output_transfer_func
+ffffffff820934f0 T dcn30_update_writeback
+ffffffff82093580 t dcn30_set_writeback
+ffffffff82093730 T dcn30_mmhubbub_warmup
+ffffffff820939e0 T dcn30_enable_writeback
+ffffffff82093ab0 T dcn30_disable_writeback
+ffffffff82093b90 T dcn30_program_all_writeback_pipes_in_tree
+ffffffff82093e80 T dcn30_init_hw
+ffffffff82094770 T dcn30_set_avmute
+ffffffff820947d0 T dcn30_update_info_frame
+ffffffff820948a0 T dcn30_program_dmdata_engine
+ffffffff82094940 T dcn30_apply_idle_power_optimizations
+ffffffff82094ec0 T dcn30_does_plane_fit_in_mall
+ffffffff82094f70 T dcn30_hardware_release
+ffffffff82095080 T dcn30_set_disp_pattern_generator
+ffffffff820950f0 T dcn30_prepare_bandwidth
+ffffffff82096000 T dcn30_hw_sequencer_construct
+ffffffff82097000 t mmhubbub3_warmup_mcif
+ffffffff82097210 t mmhubbub3_config_mcif_buf
+ffffffff820976c0 t mmhubbub3_config_mcif_arb
+ffffffff82097b10 T dcn30_mmhubbub_construct
+ffffffff82098000 T mpc3_is_dwb_idle
+ffffffff82098070 T mpc3_set_dwb_mux
+ffffffff820980f0 T mpc3_disable_dwb_mux
+ffffffff82098170 T mpc3_set_out_rate_control
+ffffffff82098280 T mpc3_get_ogam_current
+ffffffff82098320 T mpc3_power_on_ogam_lut
+ffffffff820983f0 T mpc3_set_output_gamma
+ffffffff82098f90 T mpc3_set_denorm
+ffffffff82099000 T mpc3_set_denorm_clamp
+ffffffff82099150 T mpc3_program_shaper
+ffffffff8209b3c0 t mpc3_power_on_shaper_3dlut
+ffffffff8209b740 T mpc3_init_mpcc
+ffffffff8209b7c0 T mpc3_set_gamut_remap
+ffffffff8209ba10 T mpc3_program_3dlut
+ffffffff8209c1a0 t mpc3_set3dlut_ram12
+ffffffff8209c380 T mpc3_set_output_csc
+ffffffff8209c4f0 T mpc3_set_ocsc_default
+ffffffff8209c660 T mpc3_set_rmu_mux
+ffffffff8209c700 T mpc3_get_rmu_mux_status
+ffffffff8209c7b0 T mpcc3_acquire_rmu
+ffffffff8209c910 t mpcc3_release_rmu
+ffffffff8209ca80 t mpc3_set_mpc_mem_lp_mode
+ffffffff8209cc10 T dcn30_mpc_construct
+ffffffff8209d000 T optc3_triplebuffer_lock
+ffffffff8209d120 T optc3_lock_doublebuffer_enable
+ffffffff8209d3b0 T optc3_lock_doublebuffer_disable
+ffffffff8209d4c0 T optc3_lock
+ffffffff8209d590 T optc3_set_out_mux
+ffffffff8209d5d0 T optc3_program_blank_color
+ffffffff8209d710 T optc3_set_drr_trigger_window
+ffffffff8209d7a0 T optc3_set_vtotal_change_limit
+ffffffff8209d810 T optc3_set_dsc_config
+ffffffff8209d860 T optc3_set_odm_bypass
+ffffffff8209d9e0 T optc3_wait_drr_doublebuffer_pending_clear
+ffffffff8209da60 T optc3_set_vtotal_min_max
+ffffffff8209da80 T optc3_tg_init
+ffffffff8209dae0 T dcn30_timing_generator_init
+ffffffff8209db50 t optc3_set_odm_combine
+ffffffff8209e000 T dcn30_add_stream_to_ctx
+ffffffff8209e020 T dcn30_populate_dml_pipes_from_context
+ffffffff8209e110 T dcn30_populate_dml_writeback_from_context
+ffffffff8209e170 T dcn30_calc_max_scaled_time
+ffffffff8209e1d0 T dcn30_set_mcif_arb_params
+ffffffff8209e340 T dcn30_acquire_post_bldn_3dlut
+ffffffff8209e4c0 T dcn30_release_post_bldn_3dlut
+ffffffff8209e570 T dcn30_internal_validate_bw
+ffffffff8209f340 t dcn30_split_stream_for_mpc_or_odm
+ffffffff8209f660 T dcn30_can_support_mclk_switch_using_fw_based_vblank_stretch
+ffffffff8209f780 T dcn30_setup_mclk_switch_using_fw_based_vblank_stretch
+ffffffff8209f820 T dcn30_update_soc_for_wm_a
+ffffffff8209f870 T dcn30_calculate_wm_and_dlg
+ffffffff8209f8e0 T dcn30_validate_bandwidth
+ffffffff8209fd20 T dcn30_update_bw_bounding_box
+ffffffff820a0500 T dcn30_create_resource_pool
+ffffffff820a1ad0 t dcn30_resource_destruct
+ffffffff820a2040 t dcn30_destroy_resource_pool
+ffffffff820a20a0 t dcn30_panel_cntl_create
+ffffffff820a2130 t dcn30_link_encoder_create
+ffffffff820a21f0 t dcn30_get_panel_config_defaults
+ffffffff820a2260 t read_dce_straps
+ffffffff820a2290 t dcn30_create_audio
+ffffffff820a22c0 t dcn30_stream_encoder_create
+ffffffff820a2440 t dcn30_hwseq_create
+ffffffff820a3000 T vpg3_update_generic_info_packet
+ffffffff820a39a0 T vpg3_construct
+ffffffff820a4000 T dccg301_create
+ffffffff820a5000 T dcn301_link_encoder_construct
+ffffffff820a6000 T hubbub301_construct
+ffffffff820a7000 T dcn301_hw_sequencer_construct
+ffffffff820a8000 T dcn301_panel_cntl_construct
+ffffffff820a8050 t dcn301_panel_cntl_destroy
+ffffffff820a80a0 t dcn301_panel_cntl_hw_init
+ffffffff820a82b0 t dcn301_is_panel_backlight_on
+ffffffff820a8310 t dcn301_is_panel_powered_on
+ffffffff820a83c0 t dcn301_store_backlight_level
+ffffffff820a8460 t dcn301_get_16_bit_backlight_from_pwm
+ffffffff820a9000 T dcn301_create_resource_pool
+ffffffff820aa5a0 t dcn301_destruct
+ffffffff820aaae0 t dcn301_destroy_resource_pool
+ffffffff820aab40 t dcn301_panel_cntl_create
+ffffffff820aabd0 t dcn301_link_encoder_create
+ffffffff820aac90 t dcn301_calculate_wm_and_dlg
+ffffffff820aad00 t read_dce_straps
+ffffffff820aad30 t dcn301_create_audio
+ffffffff820aad60 t dcn301_stream_encoder_create
+ffffffff820aaee0 t dcn301_hwseq_create
+ffffffff820ab000 T dcn302_dpp_pg_control
+ffffffff820ab2a0 T dcn302_hubp_pg_control
+ffffffff820ab550 T dcn302_dsc_pg_control
+ffffffff820ac000 T dcn302_hw_sequencer_construct
+ffffffff820ad000 T dcn302_update_bw_bounding_box
+ffffffff820ad050 T dcn302_create_resource_pool
+ffffffff820ae3e0 t dcn302_resource_destruct
+ffffffff820ae8f0 t dcn302_destroy_resource_pool
+ffffffff820ae940 t dcn302_panel_cntl_create
+ffffffff820ae9d0 t dcn302_link_encoder_create
+ffffffff820aea90 t dcn302_get_panel_config_defaults
+ffffffff820aeb00 t read_dce_straps
+ffffffff820aeb30 t dcn302_create_audio
+ffffffff820aeb60 t dcn302_stream_encoder_create
+ffffffff820aece0 t dcn302_hwseq_create
+ffffffff820af000 T dcn303_dpp_pg_control
+ffffffff820af030 T dcn303_hubp_pg_control
+ffffffff820af060 T dcn303_dsc_pg_control
+ffffffff820af090 T dcn303_enable_power_gating_plane
+ffffffff820b0000 T dcn303_hw_sequencer_construct
+ffffffff820b1000 T dcn303_update_bw_bounding_box
+ffffffff820b1050 T dcn303_create_resource_pool
+ffffffff820b2290 t dcn303_resource_destruct
+ffffffff820b27b0 t dcn303_destroy_resource_pool
+ffffffff820b2800 t dcn303_panel_cntl_create
+ffffffff820b2890 t dcn303_link_encoder_create
+ffffffff820b2950 t dcn303_get_panel_config_defaults
+ffffffff820b29c0 t read_dce_straps
+ffffffff820b29f0 t dcn303_create_audio
+ffffffff820b2a20 t dcn303_stream_encoder_create
+ffffffff820b2ba0 t dcn303_hwseq_create
+ffffffff820b3000 T afmt31_powerdown
+ffffffff820b3090 T afmt31_poweron
+ffffffff820b3120 T afmt31_construct
+ffffffff820b4000 T apg31_construct
+ffffffff820b4050 t apg31_se_audio_setup
+ffffffff820b4160 t apg31_audio_mute_control
+ffffffff820b41a0 t apg31_enable
+ffffffff820b42b0 t apg31_disable
+ffffffff820b5000 T dccg31_update_dpp_dto
+ffffffff820b5160 T dccg31_set_dpstreamclk
+ffffffff820b52f0 t dccg31_disable_dpstreamclk
+ffffffff820b5440 T dccg31_enable_symclk32_se
+ffffffff820b5730 T dccg31_disable_symclk32_se
+ffffffff820b5a00 T dccg31_enable_symclk32_le
+ffffffff820b5bd0 T dccg31_disable_symclk32_le
+ffffffff820b5d70 T dccg31_disable_dscclk
+ffffffff820b5f30 T dccg31_enable_dscclk
+ffffffff820b6100 T dccg31_set_physymclk
+ffffffff820b6620 T dccg31_set_dtbclk_dto
+ffffffff820b68d0 T dccg31_set_audio_dtbclk_dto
+ffffffff820b69e0 T dccg31_get_dccg_ref_freq
+ffffffff820b6a10 T dccg31_set_dispclk_change_mode
+ffffffff820b6a60 T dccg31_init
+ffffffff820b6fc0 T dccg31_otg_add_pixel
+ffffffff820b7000 T dccg31_otg_drop_pixel
+ffffffff820b7040 T dccg31_create
+ffffffff820b8000 T dcn31_link_encoder_set_dio_phy_mux
+ffffffff820b8390 T dcn31_link_encoder_construct
+ffffffff820b8590 T dcn31_link_encoder_construct_minimal
+ffffffff820b8610 T dcn31_link_encoder_enable_dp_output
+ffffffff820b8850 T dcn31_link_encoder_enable_dp_mst_output
+ffffffff820b8a90 T dcn31_link_encoder_disable_output
+ffffffff820b8d20 T dcn31_link_encoder_is_in_alt_mode
+ffffffff820b8e60 T dcn31_link_encoder_get_max_link_cap
+ffffffff820b8fd0 t enc31_hw_init
+ffffffff820ba000 T dcn31_hpo_dp_link_enc_enable
+ffffffff820ba160 T dcn31_hpo_dp_link_enc_disable
+ffffffff820ba1d0 T dcn31_hpo_dp_link_enc_set_link_test_pattern
+ffffffff820bab00 T dcn31_hpo_dp_link_enc_update_stream_allocation_table
+ffffffff820bad90 T dcn31_hpo_dp_link_enc_set_throttled_vcp_size
+ffffffff820bb030 T dcn31_hpo_dp_link_enc_read_state
+ffffffff820bb2e0 T dcn31_hpo_dp_link_enc_enable_dp_output
+ffffffff820bb3e0 T dcn31_hpo_dp_link_enc_disable_output
+ffffffff820bb520 T dcn31_hpo_dp_link_enc_set_ffe
+ffffffff820bb610 T hpo_dp_link_encoder31_construct
+ffffffff820bb670 t dcn31_hpo_dp_link_enc_is_in_alt_mode
+ffffffff820bc000 T dcn31_hpo_dp_stream_encoder_construct
+ffffffff820bc070 t dcn31_hpo_dp_stream_enc_enable_stream
+ffffffff820bc1b0 t dcn31_hpo_dp_stream_enc_dp_unblank
+ffffffff820bc460 t dcn31_hpo_dp_stream_enc_dp_blank
+ffffffff820bc560 t dcn31_hpo_dp_stream_enc_disable
+ffffffff820bc5d0 t dcn31_hpo_dp_stream_enc_set_stream_attribute
+ffffffff820bce80 t dcn31_hpo_dp_stream_enc_update_dp_info_packets
+ffffffff820bd040 t dcn31_hpo_dp_stream_enc_stop_dp_info_packets
+ffffffff820bd1d0 t dcn31_hpo_dp_stream_enc_set_dsc_pps_info_packet
+ffffffff820bd470 t dcn31_hpo_dp_stream_enc_map_stream_to_link
+ffffffff820bd570 t dcn31_hpo_dp_stream_enc_mute_control
+ffffffff820bd5e0 t dcn31_hpo_dp_stream_enc_audio_setup
+ffffffff820bd690 t dcn31_hpo_dp_stream_enc_audio_enable
+ffffffff820bd760 t dcn31_hpo_dp_stream_enc_audio_disable
+ffffffff820bd910 t dcn31_hpo_dp_stream_enc_read_state
+ffffffff820bdaa0 t dcn31_set_hblank_min_symbol_width
+ffffffff820be000 T hubbub31_init_dchub_sys_ctx
+ffffffff820be1f0 T hubbub31_construct
+ffffffff820be290 t hubbub31_get_dcc_compression_cap
+ffffffff820be480 t hubbub31_get_dchub_ref_freq
+ffffffff820be560 t hubbub31_program_watermarks
+ffffffff820bfe20 t hubbub31_verify_allow_pstate_change_high
+ffffffff820bffe0 t dcn31_program_det_size
+ffffffff820c01a0 t dcn31_program_compbuf_size
+ffffffff820c0420 t dcn31_init_crb
+ffffffff820c1000 T hubp31_set_unbounded_requesting
+ffffffff820c1090 T hubp31_soft_reset
+ffffffff820c10e0 T hubp31_construct
+ffffffff820c1150 t hubp31_program_extended_blank
+ffffffff820c2000 T dcn31_init_hw
+ffffffff820c2960 T dcn31_dsc_pg_control
+ffffffff820c2cb0 T dcn31_enable_power_gating_plane
+ffffffff820c2f10 T dcn31_update_info_frame
+ffffffff820c2fe0 T dcn31_z10_save_init
+ffffffff820c30a0 T dcn31_z10_restore
+ffffffff820c3180 T dcn31_hubp_pg_control
+ffffffff820c34a0 T dcn31_init_sys_ctx
+ffffffff820c3550 T dcn31_reset_hw_ctx_wrap
+ffffffff820c38c0 T dcn31_setup_hpo_hw_control
+ffffffff820c4000 T dcn31_hw_sequencer_construct
+ffffffff820c5000 T optc31_immediate_disable_crtc
+ffffffff820c5100 T optc31_set_drr
+ffffffff820c5320 T optc3_init_odm
+ffffffff820c5490 T dcn31_timing_generator_init
+ffffffff820c5500 t optc31_enable_crtc
+ffffffff820c5600 t optc31_disable_crtc
+ffffffff820c56e0 t optc31_set_odm_combine
+ffffffff820c6000 T dcn31_panel_cntl_construct
+ffffffff820c6040 t dcn31_panel_cntl_destroy
+ffffffff820c6090 t dcn31_panel_cntl_hw_init
+ffffffff820c6180 t dcn31_is_panel_backlight_on
+ffffffff820c6220 t dcn31_is_panel_powered_on
+ffffffff820c62d0 t dcn31_store_backlight_level
+ffffffff820c6390 t dcn31_get_16_bit_backlight_from_pwm
+ffffffff820c7000 T dcn31_populate_dml_pipes_from_context
+ffffffff820c7350 T dcn31_calculate_wm_and_dlg
+ffffffff820c73c0 T dcn31_populate_dml_writeback_from_context
+ffffffff820c7420 T dcn31_set_mcif_arb_params
+ffffffff820c7480 T dcn31_validate_bandwidth
+ffffffff820c7870 T dcn31_create_resource_pool
+ffffffff820c8c10 t dcn31_resource_destruct
+ffffffff820c9270 t dcn31_destroy_resource_pool
+ffffffff820c92d0 t dcn31_panel_cntl_create
+ffffffff820c9340 t dcn31_link_encoder_create
+ffffffff820c9400 t dcn31_link_enc_create_minimal
+ffffffff820c94a0 t dcn31_get_panel_config_defaults
+ffffffff820c9520 t read_dce_straps
+ffffffff820c9550 t dcn31_create_audio
+ffffffff820c9580 t dcn31_stream_encoder_create
+ffffffff820c9700 t dcn31_hpo_dp_stream_encoder_create
+ffffffff820c98c0 t dcn31_hpo_dp_link_encoder_create
+ffffffff820c9950 t dcn31_hwseq_create
+ffffffff820ca000 T vpg31_powerdown
+ffffffff820ca090 T vpg31_poweron
+ffffffff820ca120 T vpg31_construct
+ffffffff820cb000 T dccg314_create
+ffffffff820cb0b0 t dccg314_set_dpstreamclk
+ffffffff820cb480 t dccg314_set_dtbclk_dto
+ffffffff820cb670 t dccg314_set_pixel_rate_div
+ffffffff820cb9e0 t dccg314_set_valid_pixel_rate
+ffffffff820cba50 t dccg314_dpp_root_clock_control
+ffffffff820cc000 T dcn314_dio_stream_encoder_construct
+ffffffff820cc070 t enc314_stream_encoder_hdmi_set_stream_attribute
+ffffffff820cc660 t enc314_stream_encoder_dvi_set_stream_attribute
+ffffffff820cc870 t enc314_stream_encoder_dp_blank
+ffffffff820cc8c0 t enc314_stream_encoder_dp_unblank
+ffffffff820ccc00 t enc314_read_state
+ffffffff820ccd60 t enc314_dp_set_dsc_config
+ffffffff820ccdb0 t enc314_dp_set_odm_combine
+ffffffff820ccdf0 t enc314_set_dig_input_mode
+ffffffff820cce40 t enc314_enable_fifo
+ffffffff820ccee0 t enc314_disable_fifo
+ffffffff820ccf30 t enc314_reset_fifo
+ffffffff820ce000 T dcn314_update_odm
+ffffffff820ce610 T dcn314_dsc_pg_control
+ffffffff820ce9e0 T dcn314_enable_power_gating_plane
+ffffffff820cec70 T dcn314_calculate_dccg_k1_k2_values
+ffffffff820cee00 T dcn314_set_pixels_per_cycle
+ffffffff820ceef0 T dcn314_dpp_root_clock_control
+ffffffff820cef50 T dcn314_hubp_pg_control
+ffffffff820d0000 T dcn314_hw_sequencer_construct
+ffffffff820d1000 T dcn314_timing_generator_init
+ffffffff820d1070 t optc314_enable_crtc
+ffffffff820d1170 t optc314_disable_crtc
+ffffffff820d1250 t optc314_phantom_crtc_post_enable
+ffffffff820d1310 t optc314_set_odm_bypass
+ffffffff820d1480 t optc314_set_odm_combine
+ffffffff820d1780 t optc314_set_h_timing_div_manual_mode
+ffffffff820d2000 T dcn314_validate_bandwidth
+ffffffff820d24a0 T dcn314_create_resource_pool
+ffffffff820d3770 t dcn314_resource_destruct
+ffffffff820d3dd0 t dcn314_destroy_resource_pool
+ffffffff820d3e30 t dcn31_panel_cntl_create
+ffffffff820d3ea0 t dcn31_link_encoder_create
+ffffffff820d3f60 t dcn31_link_enc_create_minimal
+ffffffff820d4000 t dcn314_populate_dml_pipes_from_context
+ffffffff820d4090 t dcn314_update_bw_bounding_box
+ffffffff820d40e0 t dcn314_get_panel_config_defaults
+ffffffff820d4160 t read_dce_straps
+ffffffff820d4190 t dcn31_create_audio
+ffffffff820d41c0 t dcn314_stream_encoder_create
+ffffffff820d4340 t dcn31_hpo_dp_stream_encoder_create
+ffffffff820d4500 t dcn31_hpo_dp_link_encoder_create
+ffffffff820d4590 t dcn314_hwseq_create
+ffffffff820d5000 T dcn315_create_resource_pool
+ffffffff820d6270 t dcn315_resource_destruct
+ffffffff820d68d0 t dcn315_destroy_resource_pool
+ffffffff820d6930 t dcn31_panel_cntl_create
+ffffffff820d69a0 t dcn31_link_encoder_create
+ffffffff820d6a60 t dcn31_link_enc_create_minimal
+ffffffff820d6b00 t dcn315_populate_dml_pipes_from_context
+ffffffff820d6e50 t dcn315_get_panel_config_defaults
+ffffffff820d6ed0 t read_dce_straps
+ffffffff820d6f00 t dcn31_create_audio
+ffffffff820d6f30 t dcn315_stream_encoder_create
+ffffffff820d70b0 t dcn31_hpo_dp_stream_encoder_create
+ffffffff820d7270 t dcn31_hpo_dp_link_encoder_create
+ffffffff820d7300 t dcn31_hwseq_create
+ffffffff820d8000 T dcn316_create_resource_pool
+ffffffff820d92b0 t dcn316_resource_destruct
+ffffffff820d9910 t dcn316_destroy_resource_pool
+ffffffff820d9970 t dcn31_panel_cntl_create
+ffffffff820d99e0 t dcn31_link_encoder_create
+ffffffff820d9aa0 t dcn31_link_enc_create_minimal
+ffffffff820d9b40 t dcn316_populate_dml_pipes_from_context
+ffffffff820d9e70 t dcn316_get_panel_config_defaults
+ffffffff820d9ef0 t read_dce_straps
+ffffffff820d9f20 t dcn31_create_audio
+ffffffff820d9f50 t dcn316_stream_encoder_create
+ffffffff820da0d0 t dcn31_hpo_dp_stream_encoder_create
+ffffffff820da290 t dcn31_hpo_dp_link_encoder_create
+ffffffff820da320 t dcn31_hwseq_create
+ffffffff820db000 T dccg32_create
+ffffffff820db0b0 t dccg32_get_dccg_ref_freq
+ffffffff820db0e0 t dccg32_otg_add_pixel
+ffffffff820db120 t dccg32_otg_drop_pixel
+ffffffff820db160 t dccg32_set_dpstreamclk
+ffffffff820db530 t dccg32_set_dtbclk_dto
+ffffffff820db730 t dccg32_set_pixel_rate_div
+ffffffff820dbaa0 t dccg32_set_valid_pixel_rate
+ffffffff820dc000 T enc32_hw_init
+ffffffff820dc090 T dcn32_link_encoder_enable_dp_output
+ffffffff820dc0e0 T dcn32_link_encoder_construct
+ffffffff820dc2c0 t dcn32_link_encoder_is_in_alt_mode
+ffffffff820dc340 t dcn32_link_encoder_get_max_link_cap
+ffffffff820dd000 T dcn32_dio_stream_encoder_construct
+ffffffff820dd070 t enc32_stream_encoder_hdmi_set_stream_attribute
+ffffffff820dd5a0 t enc32_stream_encoder_dvi_set_stream_attribute
+ffffffff820dd720 t enc32_stream_encoder_dp_unblank
+ffffffff820ddbe0 t enc32_read_state
+ffffffff820ddd40 t enc32_dp_set_dsc_config
+ffffffff820ddd90 t enc32_dp_set_odm_combine
+ffffffff820dddd0 t enc32_set_dig_input_mode
+ffffffff820de000 T dpp32_construct
+ffffffff820de060 t dscl32_calc_lb_num_partitions
+ffffffff820df000 T hpo_dp_link_encoder32_construct
+ffffffff820df060 t dcn32_hpo_dp_link_enc_is_in_alt_mode
+ffffffff820e0000 T dcn32_program_det_size
+ffffffff820e01a0 T hubbub32_program_urgent_watermarks
+ffffffff820e0910 T hubbub32_program_stutter_watermarks
+ffffffff820e0d60 T hubbub32_program_pstate_watermarks
+ffffffff820e11f0 T hubbub32_program_usr_watermarks
+ffffffff820e1440 T hubbub32_force_usr_retraining_allow
+ffffffff820e14c0 T hubbub32_force_wm_propagate_to_pipes
+ffffffff820e1560 T hubbub32_construct
+ffffffff820e15e0 t hubbub32_wm_read_state
+ffffffff820e1a60 t hubbub32_program_watermarks
+ffffffff820e1b70 t hubbub32_init_watermarks
+ffffffff820e1fb0 t dcn32_program_compbuf_size
+ffffffff820e2230 t dcn32_init_crb
+ffffffff820e3000 T hubp32_update_force_pstate_disallow
+ffffffff820e3090 T hubp32_update_mall_sel
+ffffffff820e3120 T hubp32_prepare_subvp_buffering
+ffffffff820e31c0 T hubp32_phantom_hubp_post_enable
+ffffffff820e32d0 T hubp32_cursor_set_attributes
+ffffffff820e3590 T hubp32_construct
+ffffffff820e4000 T dcn32_dsc_pg_control
+ffffffff820e4310 T dcn32_enable_power_gating_plane
+ffffffff820e44b0 T dcn32_hubp_pg_control
+ffffffff820e4720 T dcn32_apply_idle_power_optimizations
+ffffffff820e4990 t dcn32_calculate_cab_allocation
+ffffffff820e4d40 T dcn32_commit_subvp_config
+ffffffff820e4df0 T dcn32_subvp_pipe_control_lock
+ffffffff820e4fc0 T dcn32_set_mcm_luts
+ffffffff820e5150 T dcn32_set_input_transfer_func
+ffffffff820e5290 T dcn32_set_output_transfer_func
+ffffffff820e54a0 T dcn32_subvp_update_force_pstate
+ffffffff820e5610 T dcn32_update_mall_sel
+ffffffff820e5790 T dcn32_program_mall_pipe_config
+ffffffff820e5870 T dcn32_init_hw
+ffffffff820e6070 T dcn32_update_odm
+ffffffff820e6680 T dcn32_calculate_dccg_k1_k2_values
+ffffffff820e6880 T dcn32_is_dp_dig_pixel_rate_div_policy
+ffffffff820e6910 T dcn32_set_pixels_per_cycle
+ffffffff820e6a50 T dcn32_unblank_stream
+ffffffff820e6c20 T dcn32_disable_link_output
+ffffffff820e6eb0 T dcn32_update_phantom_vp_position
+ffffffff820e6fd0 T dcn32_dsc_pg_status
+ffffffff820e70b0 T dcn32_update_dsc_pg
+ffffffff820e8000 T dcn32_hw_sequencer_init_functions
+ffffffff820e9000 t mmhubbub32_warmup_mcif
+ffffffff820e9210 t mmhubbub32_config_mcif_buf
+ffffffff820e96c0 t mmhubbub32_config_mcif_arb
+ffffffff820e9ad0 T dcn32_mmhubbub_construct
+ffffffff820ea000 t mpc32_mpc_init
+ffffffff820ea220 t mpc32_program_post1dlut
+ffffffff820ead00 t mpc32_program_shaper
+ffffffff820ecfb0 t mpc32_program_3dlut
+ffffffff820ed8a0 T dcn32_mpc_construct
+ffffffff820ed960 t mpc32_power_on_shaper_3dlut
+ffffffff820edb90 t mpc32_set3dlut_ram12
+ffffffff820ee000 T dcn32_timing_generator_init
+ffffffff820ee070 t optc32_enable_crtc
+ffffffff820ee170 t optc32_disable_crtc
+ffffffff820ee250 t optc32_phantom_crtc_post_enable
+ffffffff820ee310 t optc32_set_drr
+ffffffff820ee560 t optc32_set_odm_bypass
+ffffffff820ee6d0 t optc32_set_odm_combine
+ffffffff820ee9d0 t optc32_set_h_timing_div_manual_mode
+ffffffff820ef000 T dcn32_panel_cntl_create
+ffffffff820ef070 T dcn32_acquire_post_bldn_3dlut
+ffffffff820ef160 T dcn32_release_post_bldn_3dlut
+ffffffff820ef210 T dcn32_remove_phantom_pipes
+ffffffff820ef380 T dcn32_add_phantom_pipes
+ffffffff820ef7c0 T dcn32_validate_bandwidth
+ffffffff820efc80 T dcn32_populate_dml_pipes_from_context
+ffffffff820f0050 T dcn32_calculate_wm_and_dlg
+ffffffff820f00c0 T dcn32_create_resource_pool
+ffffffff820f0170 t dcn32_resource_construct
+ffffffff820fc590 T dcn32_acquire_idle_pipe_for_head_pipe_in_layer
+ffffffff820fc7d0 T dcn32_calc_num_avail_chans_for_mall
+ffffffff820fc840 t dcn32_mpc_create
+ffffffff82101200 t dcn32_resource_destruct
+ffffffff82101870 t dcn32_destroy_resource_pool
+ffffffff821018d0 t dcn32_link_encoder_create
+ffffffff82102830 t dcn32_update_bw_bounding_box
+ffffffff82102880 t read_dce_straps
+ffffffff821028b0 t dcn32_create_audio
+ffffffff82102bf0 t dcn32_stream_encoder_create
+ffffffff82104a70 t dcn32_hpo_dp_stream_encoder_create
+ffffffff82105750 t dcn32_hpo_dp_link_encoder_create
+ffffffff82105bd0 t dcn32_hwseq_create
+ffffffff82106070 t dcn32_vpg_create
+ffffffff82107000 T dcn32_helper_calculate_num_ways_for_subvp
+ffffffff821071e0 T dcn32_merge_pipes_for_subvp
+ffffffff821073b0 T dcn32_all_pipes_have_stream_and_plane
+ffffffff82107440 T dcn32_subvp_in_use
+ffffffff821074d0 T dcn32_mpo_in_use
+ffffffff82107540 T dcn32_any_surfaces_rotated
+ffffffff821075d0 T dcn32_determine_det_override
+ffffffff82107910 T dcn32_set_det_allocations
+ffffffff82107a90 T dcn32_save_mall_state
+ffffffff82107b40 T dcn32_restore_mall_state
+ffffffff82108000 T dcn321_link_encoder_construct
+ffffffff82109000 T dcn321_create_resource_pool
+ffffffff821090b0 t dcn321_resource_construct
+ffffffff82115470 t dcn321_mpc_create
+ffffffff82119e30 t dcn321_resource_destruct
+ffffffff8211a4a0 t dcn321_destroy_resource_pool
+ffffffff8211a500 t dcn321_link_encoder_create
+ffffffff8211b460 t dcn321_update_bw_bounding_box
+ffffffff8211b4b0 t read_dce_straps
+ffffffff8211b4e0 t dcn321_create_audio
+ffffffff8211b820 t dcn321_stream_encoder_create
+ffffffff8211d6a0 t dcn321_hpo_dp_stream_encoder_create
+ffffffff8211e380 t dcn321_hpo_dp_link_encoder_create
+ffffffff8211e800 t dcn321_hwseq_create
+ffffffff8211eca0 t dcn321_vpg_create
+ffffffff82120000 T bw_int_to_fixed_nonconst
+ffffffff82120090 T bw_frc_to_fixed
+ffffffff82120260 T bw_floor2
+ffffffff82120310 T bw_ceil2
+ffffffff82120390 T bw_mul
+ffffffff82121000 T convert_to_custom_float_format
+ffffffff82122000 T bw_calcs_init
+ffffffff82122e30 T bw_calcs
+ffffffff82124760 t calculate_bandwidth
+ffffffff8212c000 T scaler_settings_calculation
+ffffffff8212c380 T mode_support_and_system_configuration
+ffffffff82132160 T display_pipe_configuration
+ffffffff821329a0 T dispclkdppclkdcfclk_deep_sleep_prefetch_parameters_watermarks_and_performance_calculation
+ffffffff82138000 T dcn_bw_mod
+ffffffff82138060 T dcn_bw_min2
+ffffffff821380a0 T dcn_bw_max
+ffffffff821380d0 T dcn_bw_max2
+ffffffff82138110 T dcn_bw_floor2
+ffffffff821381b0 T dcn_bw_floor
+ffffffff821381e0 T dcn_bw_ceil
+ffffffff82138220 T dcn_bw_ceil2
+ffffffff821382d0 T dcn_bw_max3
+ffffffff82138370 T dcn_bw_max5
+ffffffff821384e0 T dcn_bw_pow
+ffffffff82138570 T dcn_bw_fabs
+ffffffff821385d0 T dcn_bw_log
+ffffffff82139000 T swizzle_mode_to_macro_tile_size
+ffffffff82139090 T dcn_validate_bandwidth
+ffffffff8213b330 T dcn_bw_sync_calcs_and_dml
+ffffffff8213b580 t dcn_bw_calc_rq_dlg_ttu
+ffffffff8213bf00 T dcn_find_dcfclk_suits_all
+ffffffff8213c360 T dcn_bw_update_from_pplib_fclks
+ffffffff8213c4f0 T dcn_bw_update_from_pplib_dcfclks
+ffffffff8213c5c0 T dcn_get_soc_clks
+ffffffff8213c640 T dcn_bw_notify_pplib_of_wm_ranges
+ffffffff8213d000 T dcn20_populate_dml_writeback_from_context
+ffffffff8213d180 T dcn20_fpu_set_wb_arb_params
+ffffffff8213d330 T dcn20_calculate_dlg_params
+ffffffff8213db40 T dcn20_populate_dml_pipes_from_context
+ffffffff8213ea40 T dcn20_calculate_wm
+ffffffff8213f1e0 T dcn20_update_bounding_box
+ffffffff8213f460 T dcn20_cap_soc_clocks
+ffffffff8213f7e0 T dcn20_patch_bounding_box
+ffffffff8213f950 T dcn20_validate_bandwidth_fp
+ffffffff8213fae0 t dcn20_validate_bandwidth_internal
+ffffffff8213fec0 T dcn20_fpu_set_wm_ranges
+ffffffff8213ff60 T dcn20_fpu_adjust_dppclk
+ffffffff82140000 T dcn21_populate_dml_pipes_from_context
+ffffffff82140100 T dcn21_validate_bandwidth_fp
+ffffffff82140b80 T dcn21_update_bw_bounding_box
+ffffffff82141060 T dcn21_clk_mgr_set_bw_params_wm_table
+ffffffff821410c0 T dcn201_populate_dml_writeback_from_context_fpu
+ffffffff821413d0 t calculate_wm_set_for_vlevel
+ffffffff82142000 T dml20_recalculate
+ffffffff82142740 t dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation
+ffffffff82147da0 T dml20_ModeSupportAndSystemConfigurationFull
+ffffffff8214ed30 t TruncToValidBPP
+ffffffff8214ef10 t CalculateVMAndRowBytes
+ffffffff8214f5a0 t CalculatePrefetchSourceLines
+ffffffff8214f760 t CalculateWriteBackDelay
+ffffffff8214fa30 t CalculatePrefetchSchedule
+ffffffff821508f0 t CalculateFlipSchedule
+ffffffff82150ca0 t adjust_ReturnBW
+ffffffff82151000 T dml20v2_recalculate
+ffffffff82151740 t dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation
+ffffffff82156e50 T dml20v2_ModeSupportAndSystemConfigurationFull
+ffffffff8215dcd0 t TruncToValidBPP
+ffffffff8215e260 t CalculateVMAndRowBytes
+ffffffff8215e8f0 t CalculatePrefetchSourceLines
+ffffffff8215eab0 t CalculateWriteBackDelay
+ffffffff8215ed80 t CalculateDelayAfterScaler
+ffffffff8215f0d0 t CalculatePrefetchSchedule
+ffffffff8215fe40 t CalculateFlipSchedule
+ffffffff821601f0 t adjust_ReturnBW
+ffffffff82161000 T dml20_rq_dlg_get_rq_reg
+ffffffff82161490 t dml20_rq_dlg_get_rq_params
+ffffffff82161660 T dml20_rq_dlg_get_dlg_reg
+ffffffff821635b0 t get_surf_rq_param
+ffffffff82163e30 t calculate_ttu_cursor
+ffffffff82165000 T dml20v2_rq_dlg_get_rq_reg
+ffffffff82165490 t dml20v2_rq_dlg_get_rq_params
+ffffffff82165660 T dml20v2_rq_dlg_get_dlg_reg
+ffffffff821675b0 t get_surf_rq_param
+ffffffff82167e30 t calculate_ttu_cursor
+ffffffff82169000 T dml21_recalculate
+ffffffff82169700 t DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation
+ffffffff8216f0b0 T dml21_ModeSupportAndSystemConfigurationFull
+ffffffff82175190 t TruncToValidBPP
+ffffffff82175720 t CalculateDCFCLKDeepSleep
+ffffffff82175a60 t CalculateVMAndRowBytes
+ffffffff821762d0 t CalculatePrefetchSourceLines
+ffffffff82176490 t CalculateWriteBackDelay
+ffffffff82176760 t CalculatePrefetchSchedulePerPlane
+ffffffff82176f70 t CalculateUrgentBurstFactor
+ffffffff82177380 t CalculateFlipSchedule
+ffffffff82177870 t CalculateWatermarksAndDRAMSpeedChangeSupport
+ffffffff821788d0 t CalculatePrefetchSchedule
+ffffffff8217a000 T dml21_rq_dlg_get_rq_reg
+ffffffff8217a490 t dml_rq_dlg_get_rq_params
+ffffffff8217a660 T dml21_rq_dlg_get_dlg_reg
+ffffffff8217c9c0 t get_surf_rq_param
+ffffffff8217d300 t calculate_ttu_cursor
+ffffffff8217e000 T optc3_fpu_set_vrr_m_const
+ffffffff8217e4a0 T dcn30_fpu_populate_dml_writeback_from_context
+ffffffff8217e7f0 T dcn30_fpu_set_mcif_arb_params
+ffffffff8217e960 T dcn30_fpu_update_soc_for_wm_a
+ffffffff8217ea30 T dcn30_fpu_calculate_wm_and_dlg
+ffffffff8217f330 T dcn30_fpu_update_dram_channel_width_bytes
+ffffffff8217f390 T dcn30_fpu_update_max_clk
+ffffffff8217f440 T dcn30_fpu_get_optimal_dcfclk_fclk_for_uclk
+ffffffff8217f540 T dcn30_fpu_update_bw_bounding_box
+ffffffff8217f720 T dcn30_find_dummy_latency_index_for_fw_based_mclk_switch
+ffffffff8217f900 T dcn3_fpu_build_wm_range_table
+ffffffff8217fbe0 T patch_dcn30_soc_bounding_box
+ffffffff82180000 T dml30_recalculate
+ffffffff82180600 t DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation
+ffffffff82186c50 T dml30_CalculateBytePerPixelAnd256BBlockSizes
+ffffffff82186ec0 T dml30_CalculateWriteBackDISPCLK
+ffffffff82187040 T dml30_ModeSupportAndSystemConfigurationFull
+ffffffff8218e440 t CalculateSwathAndDETConfiguration
+ffffffff8218eab0 t TruncToValidBPP
+ffffffff8218ed30 t dscceComputeDelay
+ffffffff8218ee70 t CalculateVMAndRowBytes
+ffffffff8218f520 t CalculatePrefetchSourceLines
+ffffffff8218f6e0 t CalculateUrgentBurstFactor
+ffffffff8218f970 t CalculateDCFCLKDeepSleep
+ffffffff8218fc90 t UseMinimumDCFCLK
+ffffffff82190e90 t CalculatePrefetchSchedule
+ffffffff821923f0 t CalculateFlipSchedule
+ffffffff821928e0 t CalculateWatermarksAndDRAMSpeedChangeSupport
+ffffffff82193700 t CalculateSwathWidth
+ffffffff82194000 T dml30_rq_dlg_get_rq_reg
+ffffffff821944b0 t dml_rq_dlg_get_rq_params
+ffffffff82194720 T dml30_rq_dlg_get_dlg_reg
+ffffffff82196ed0 t get_surf_rq_param
+ffffffff82197870 t calculate_ttu_cursor
+ffffffff82198000 T dcn301_update_bw_bounding_box
+ffffffff82198320 T dcn301_fpu_set_wm_ranges
+ffffffff821983c0 T dcn301_fpu_init_soc_bounding_box
+ffffffff82198460 T dcn301_calculate_wm_and_dlg_fp
+ffffffff82198790 t calculate_wm_set_for_vlevel
+ffffffff82199000 T dcn302_fpu_update_bw_bounding_box
+ffffffff82199ac0 T dcn302_fpu_init_soc_bounding_box
+ffffffff8219a000 T dcn303_fpu_update_bw_bounding_box
+ffffffff8219ab00 T dcn303_fpu_init_soc_bounding_box
+ffffffff8219b000 T dcn31_zero_pipe_dcc_fraction
+ffffffff8219b060 T dcn31_update_soc_for_wm_a
+ffffffff8219b110 T dcn315_update_soc_for_wm_a
+ffffffff8219b1e0 T dcn31_calculate_wm_and_dlg_fp
+ffffffff8219b6e0 T dcn31_update_bw_bounding_box
+ffffffff8219bad0 T dcn315_update_bw_bounding_box
+ffffffff8219bdc0 T dcn316_update_bw_bounding_box
+ffffffff8219d000 T dml31_recalculate
+ffffffff8219d2a0 t DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation
+ffffffff821a4060 T dml31_CalculateWriteBackDISPCLK
+ffffffff821a41e0 T dml31_ModeSupportAndSystemConfigurationFull
+ffffffff821ac4a0 t CalculateSwathAndDETConfiguration
+ffffffff821acaa0 t TruncToValidBPP
+ffffffff821acd20 t dscceComputeDelay
+ffffffff821ace60 t CalculateDCFCLKDeepSleep
+ffffffff821ad1a0 t CalculateVMAndRowBytes
+ffffffff821ad7f0 t CalculatePrefetchSourceLines
+ffffffff821ad9b0 t CalculateUrgentBurstFactor
+ffffffff821adc40 t CalculatePrefetchSchedulePerPlane
+ffffffff821ae370 t CalculateFlipSchedule
+ffffffff821ae8f0 t CalculateWatermarksAndDRAMSpeedChangeSupport
+ffffffff821af550 t CalculateSwathWidth
+ffffffff821afa60 t CalculatePrefetchSchedule
+ffffffff821b0ef0 t CalculateVupdateAndDynamicMetadataParameters
+ffffffff821b2000 T dml31_rq_dlg_get_rq_reg
+ffffffff821b24b0 t dml_rq_dlg_get_rq_params
+ffffffff821b2720 T dml31_rq_dlg_get_dlg_reg
+ffffffff821b51f0 t get_surf_rq_param
+ffffffff821b6000 T dcn314_update_bw_bounding_box_fpu
+ffffffff821b6480 T dcn314_populate_dml_pipes_from_context_fpu
+ffffffff821b7000 T dml314_recalculate
+ffffffff821b7280 t DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation
+ffffffff821bdf60 T dml314_CalculateWriteBackDISPCLK
+ffffffff821be0e0 T dml314_ModeSupportAndSystemConfigurationFull
+ffffffff821c6280 t CalculateBytePerPixelAnd256BBlockSizes
+ffffffff821c64f0 t CalculateSwathAndDETConfiguration
+ffffffff821c6af0 t TruncToValidBPP
+ffffffff821c6d70 t dscceComputeDelay
+ffffffff821c6eb0 t CalculateDCFCLKDeepSleep
+ffffffff821c71f0 t CalculateVMAndRowBytes
+ffffffff821c7840 t CalculatePrefetchSourceLines
+ffffffff821c7a00 t CalculateUrgentBurstFactor
+ffffffff821c7c90 t CalculateMaxVStartup
+ffffffff821c7dd0 t CalculatePrefetchSchedulePerPlane
+ffffffff821c8500 t CalculateFlipSchedule
+ffffffff821c8a80 t CalculateWatermarksAndDRAMSpeedChangeSupport
+ffffffff821c96e0 t CalculateSwathWidth
+ffffffff821c9bf0 t CalculatePrefetchSchedule
+ffffffff821cb080 t CalculateVupdateAndDynamicMetadataParameters
+ffffffff821cc000 T dml314_rq_dlg_get_rq_reg
+ffffffff821cc4b0 t dml_rq_dlg_get_rq_params
+ffffffff821cc720 T dml314_rq_dlg_get_dlg_reg
+ffffffff821cf270 t get_surf_rq_param
+ffffffff821d0000 T dcn32_build_wm_range_table_fpu
+ffffffff821d0390 T dcn32_find_dummy_latency_index_for_fw_based_mclk_switch
+ffffffff821d05c0 T dcn32_internal_validate_bw
+ffffffff821d22d0 T dcn32_helper_populate_phantom_dlg_params
+ffffffff821d2470 T dcn32_predict_pipe_split
+ffffffff821d26a0 T insert_entry_into_table_sorted
+ffffffff821d2ad0 T dcn32_set_phantom_stream_timing
+ffffffff821d2d70 t dcn32_split_stream_for_mpc_or_odm
+ffffffff821d3100 T dcn32_calculate_wm_and_dlg_fpu
+ffffffff821d4620 T dcn32_patch_dpm_table
+ffffffff821d4830 T dcn32_update_bw_bounding_box_fpu
+ffffffff821d60f0 T dcn32_zero_pipe_dcc_fraction
+ffffffff821d6150 T dcn32_allow_subvp_with_active_margin
+ffffffff821d6220 t subvp_drr_schedulable
+ffffffff821d7000 T dml32_recalculate
+ffffffff821db330 T dml32_ModeSupportAndSystemConfigurationFull
+ffffffff821e3000 T dml32_dscceComputeDelay
+ffffffff821e3140 T dml32_dscComputeDelay
+ffffffff821e3180 T IsVertical
+ffffffff821e31b0 T dml32_CalculateSinglePipeDPPCLKAndSCLThroughput
+ffffffff821e34d0 T dml32_CalculateBytePerPixelAndBlockSizes
+ffffffff821e3800 T dml32_CalculateSwathAndDETConfiguration
+ffffffff821e4020 T dml32_CalculateSwathWidth
+ffffffff821e48c0 T dml32_UnboundedRequest
+ffffffff821e4930 T dml32_CalculateDETBufferSize
+ffffffff821e4f70 T dml32_CalculateODMMode
+ffffffff821e56d0 T dml32_CalculateRequiredDispclk
+ffffffff821e5890 T dml32_RoundToDFSGranularity
+ffffffff821e5920 T dml32_CalculateOutputLink
+ffffffff821e6450 T dml32_TruncToValidBPP
+ffffffff821e67a0 T dml32_CalculateDPPCLK
+ffffffff821e6950 T dml32_RequiredDTBCLK
+ffffffff821e6ba0 T dml32_DSCDelayRequirement
+ffffffff821e7070 T dml32_CalculateSurfaceSizeInMall
+ffffffff821e7b80 T dml32_CalculateVMRowAndSwath
+ffffffff821e89b0 T dml32_CalculateVMAndRowBytes
+ffffffff821e95f0 T dml32_CalculatePrefetchSourceLines
+ffffffff821e9840 T dml32_CalculateMALLUseForStaticScreen
+ffffffff821e9990 T dml32_CalculateRowBandwidth
+ffffffff821e9af0 T dml32_CalculateUrgentLatency
+ffffffff821e9b90 T dml32_CalculateUrgentBurstFactor
+ffffffff821e9e40 T dml32_CalculateDCFCLKDeepSleep
+ffffffff821ea190 T dml32_CalculateWriteBackDelay
+ffffffff821ea2f0 T dml32_UseMinimumDCFCLK
+ffffffff821eb1b0 T dml32_CalculateExtraLatencyBytes
+ffffffff821eb380 T dml32_CalculateTWait
+ffffffff821eb460 T dml32_CalculateVUpdateAndDynamicMetadataParameters
+ffffffff821eb6c0 T dml32_get_return_bw_mbps
+ffffffff821eb880 T dml32_get_return_bw_mbps_vm_only
+ffffffff821eb960 T dml32_CalculateExtraLatency
+ffffffff821ebb90 T dml32_CalculatePrefetchSchedule
+ffffffff821ed140 T dml32_CalculateFlipSchedule
+ffffffff821ed6c0 T dml32_CalculateWatermarksMALLUseAndDRAMSpeedChangeSupport
+ffffffff821ee820 T dml32_CalculateWriteBackDISPCLK
+ffffffff821ee9e0 T dml32_CalculateMinAndMaxPrefetchMode
+ffffffff821eea20 T dml32_CalculatePixelDeliveryTimes
+ffffffff821eee90 T dml32_CalculateMetaAndPTETimes
+ffffffff821ef5d0 T dml32_CalculateVMGroupAndRequestTimes
+ffffffff821efac0 T dml32_CalculateDCCConfiguration
+ffffffff821f00e0 T dml32_CalculateStutterEfficiency
+ffffffff821f1030 T dml32_CalculateMaxDETAndMinCompressedBufferSize
+ffffffff821f1120 T dml32_CalculateVActiveBandwithSupport
+ffffffff821f12b0 T dml32_CalculatePrefetchBandwithSupport
+ffffffff821f1550 T dml32_CalculateBandwidthAvailableForImmediateFlip
+ffffffff821f16a0 T dml32_CalculateImmediateFlipBandwithSupport
+ffffffff821f18f0 T dml32_CalculateDETSwathFillLatencyHiding
+ffffffff821f2000 T dml32_rq_dlg_get_rq_reg
+ffffffff821f26a0 T dml32_rq_dlg_get_dlg_reg
+ffffffff821f5000 T dcn321_insert_entry_into_table_sorted
+ffffffff821f5430 T dcn321_update_bw_bounding_box_fpu
+ffffffff821f7000 T dml_init_instance
+ffffffff821f7310 T dml_get_status_message
+ffffffff821f7350 T dml_log_pipe_params
+ffffffff821f7380 T dml_log_mode_support_params
+ffffffff821f8000 T dml_get_voltage_level
+ffffffff821f81f0 t fetch_socbb_params
+ffffffff821f8700 t fetch_ip_params
+ffffffff821f8ba0 t fetch_pipe_params
+ffffffff821f9ca0 T PixelClockAdjustmentForProgressiveToInterlaceUnit
+ffffffff821f9d20 T get_clk_dcf_deepsleep
+ffffffff821f9e30 T get_wm_urgent
+ffffffff821f9f40 T get_wm_memory_trip
+ffffffff821fa050 T get_wm_writeback_urgent
+ffffffff821fa160 T get_wm_stutter_exit
+ffffffff821fa270 T get_wm_stutter_enter_exit
+ffffffff821fa380 T get_wm_z8_stutter_exit
+ffffffff821fa490 T get_wm_z8_stutter_enter_exit
+ffffffff821fa5a0 T get_stutter_efficiency_z8
+ffffffff821fa6b0 T get_stutter_num_bursts_z8
+ffffffff821fa7c0 T get_wm_dram_clock_change
+ffffffff821fa8d0 T get_wm_writeback_dram_clock_change
+ffffffff821fa9e0 T get_stutter_efficiency
+ffffffff821faaf0 T get_stutter_efficiency_no_vblank
+ffffffff821fac00 T get_stutter_period
+ffffffff821fad10 T get_urgent_latency
+ffffffff821fae20 T get_urgent_extra_latency
+ffffffff821faf30 T get_nonurgent_latency
+ffffffff821fb040 T get_dram_clock_change_latency
+ffffffff821fb150 T get_dispclk_calculated
+ffffffff821fb260 T get_total_data_read_bw
+ffffffff821fb370 T get_return_bw
+ffffffff821fb480 T get_tcalc
+ffffffff821fb590 T get_fraction_of_urgent_bandwidth
+ffffffff821fb6a0 T get_fraction_of_urgent_bandwidth_imm_flip
+ffffffff821fb7b0 T get_cstate_max_cap_mode
+ffffffff821fb8d0 T get_comp_buffer_size_kbytes
+ffffffff821fb9e0 T get_pixel_chunk_size_in_kbyte
+ffffffff821fbb00 T get_alpha_pixel_chunk_size_in_kbyte
+ffffffff821fbc20 T get_meta_chunk_size_in_kbyte
+ffffffff821fbd40 T get_min_pixel_chunk_size_in_byte
+ffffffff821fbe50 T get_min_meta_chunk_size_in_byte
+ffffffff821fbf70 T get_fclk_watermark
+ffffffff821fc080 T get_usr_retraining_watermark
+ffffffff821fc190 T get_comp_buffer_reserved_space_kbytes
+ffffffff821fc2b0 T get_comp_buffer_reserved_space_64bytes
+ffffffff821fc3d0 T get_comp_buffer_reserved_space_zs
+ffffffff821fc4f0 T get_unbounded_request_enabled
+ffffffff821fc610 T get_dsc_delay
+ffffffff821fc740 T get_dppclk_calculated
+ffffffff821fc860 T get_dscclk_calculated
+ffffffff821fc980 T get_min_ttu_vblank
+ffffffff821fcaa0 T get_min_ttu_vblank_in_us
+ffffffff821fcbc0 T get_vratio_prefetch_l
+ffffffff821fcce0 T get_vratio_prefetch_c
+ffffffff821fce00 T get_dst_x_after_scaler
+ffffffff821fcf20 T get_dst_y_after_scaler
+ffffffff821fd040 T get_dst_y_per_vm_vblank
+ffffffff821fd160 T get_dst_y_per_row_vblank
+ffffffff821fd280 T get_dst_y_prefetch
+ffffffff821fd3a0 T get_dst_y_per_vm_flip
+ffffffff821fd4c0 T get_dst_y_per_row_flip
+ffffffff821fd5e0 T get_refcyc_per_vm_group_vblank
+ffffffff821fd700 T get_refcyc_per_vm_group_flip
+ffffffff821fd820 T get_refcyc_per_vm_req_vblank
+ffffffff821fd940 T get_refcyc_per_vm_req_flip
+ffffffff821fda60 T get_refcyc_per_vm_group_vblank_in_us
+ffffffff821fdb80 T get_refcyc_per_vm_group_flip_in_us
+ffffffff821fdca0 T get_refcyc_per_vm_req_vblank_in_us
+ffffffff821fddc0 T get_refcyc_per_vm_req_flip_in_us
+ffffffff821fdee0 T get_refcyc_per_vm_dmdata_in_us
+ffffffff821fe000 T get_dmdata_dl_delta_in_us
+ffffffff821fe120 T get_refcyc_per_line_delivery_l_in_us
+ffffffff821fe240 T get_refcyc_per_line_delivery_c_in_us
+ffffffff821fe360 T get_refcyc_per_line_delivery_pre_l_in_us
+ffffffff821fe480 T get_refcyc_per_line_delivery_pre_c_in_us
+ffffffff821fe5a0 T get_refcyc_per_req_delivery_l_in_us
+ffffffff821fe6c0 T get_refcyc_per_req_delivery_c_in_us
+ffffffff821fe7e0 T get_refcyc_per_req_delivery_pre_l_in_us
+ffffffff821fe900 T get_refcyc_per_req_delivery_pre_c_in_us
+ffffffff821fea20 T get_refcyc_per_cursor_req_delivery_in_us
+ffffffff821feb40 T get_refcyc_per_cursor_req_delivery_pre_in_us
+ffffffff821fec60 T get_refcyc_per_meta_chunk_nom_l_in_us
+ffffffff821fed80 T get_refcyc_per_meta_chunk_nom_c_in_us
+ffffffff821feea0 T get_refcyc_per_meta_chunk_vblank_l_in_us
+ffffffff821fefc0 T get_refcyc_per_meta_chunk_vblank_c_in_us
+ffffffff821ff0e0 T get_refcyc_per_meta_chunk_flip_l_in_us
+ffffffff821ff200 T get_refcyc_per_meta_chunk_flip_c_in_us
+ffffffff821ff320 T get_vstartup
+ffffffff821ff450 T get_vupdate_offset
+ffffffff821ff580 T get_vupdate_width
+ffffffff821ff6a0 T get_vready_offset
+ffffffff821ff7c0 T get_vready_at_or_after_vsync
+ffffffff821ff8f0 T get_min_dst_y_next_start
+ffffffff821ffa20 T get_dst_y_per_pte_row_nom_l
+ffffffff821ffb40 T get_dst_y_per_pte_row_nom_c
+ffffffff821ffc60 T get_dst_y_per_meta_row_nom_l
+ffffffff821ffd80 T get_dst_y_per_meta_row_nom_c
+ffffffff821ffea0 T get_refcyc_per_pte_group_nom_l_in_us
+ffffffff821fffc0 T get_refcyc_per_pte_group_nom_c_in_us
+ffffffff822000e0 T get_refcyc_per_pte_group_vblank_l_in_us
+ffffffff82200200 T get_refcyc_per_pte_group_vblank_c_in_us
+ffffffff82200320 T get_refcyc_per_pte_group_flip_l_in_us
+ffffffff82200440 T get_refcyc_per_pte_group_flip_c_in_us
+ffffffff82200560 T get_vstartup_calculated
+ffffffff82200690 T get_dpte_row_height_linear_c
+ffffffff822007c0 T get_swath_height_l
+ffffffff822008f0 T get_swath_height_c
+ffffffff82200a20 T get_det_stored_buffer_size_l_bytes
+ffffffff82200b50 T get_det_stored_buffer_size_c_bytes
+ffffffff82200c80 T get_dpte_group_size_in_bytes
+ffffffff82200db0 T get_vm_group_size_in_bytes
+ffffffff82200ee0 T get_dpte_row_height_linear_l
+ffffffff82201010 T get_pte_buffer_mode
+ffffffff82201140 T get_subviewport_lines_needed_in_mall
+ffffffff82201270 T get_total_immediate_flip_bytes
+ffffffff82201390 T get_total_immediate_flip_bw
+ffffffff82201570 T get_total_prefetch_bw
+ffffffff82201750 T get_total_surface_size_in_mall_bytes
+ffffffff82201900 T get_det_buffer_size_kbytes
+ffffffff82201a30 T get_is_phantom_pipe
+ffffffff82201b60 T Calculate256BBlockSizes
+ffffffff82201c50 T CalculateMinAndMaxPrefetchMode
+ffffffff82201cd0 T ModeSupportAndSystemConfiguration
+ffffffff82201ff0 T CalculateWriteBackDISPCLK
+ffffffff82203000 T print__rq_params_st
+ffffffff82203030 T print__data_rq_sizing_params_st
+ffffffff82203060 T print__data_rq_dlg_params_st
+ffffffff82203090 T print__data_rq_misc_params_st
+ffffffff822030c0 T print__rq_dlg_params_st
+ffffffff822030f0 T print__dlg_sys_params_st
+ffffffff82203120 T print__data_rq_regs_st
+ffffffff82203150 T print__rq_regs_st
+ffffffff82203180 T print__dlg_regs_st
+ffffffff822031b0 T print__ttu_regs_st
+ffffffff82204000 T dml1_extract_rq_regs
+ffffffff82204330 T dml1_rq_dlg_get_rq_params
+ffffffff82204500 t get_surf_rq_param
+ffffffff82205200 T dml1_rq_dlg_get_dlg_params
+ffffffff82208000 T _do_calc_rc_params
+ffffffff82209040 t get_qp_set
+ffffffff8220a000 T dc_dsc_parse_dsc_dpcd
+ffffffff8220a2a0 t dsc_throughput_from_dpcd
+ffffffff8220a460 T dc_dsc_compute_bandwidth_range
+ffffffff8220a640 t intersect_dsc_caps
+ffffffff8220a800 t setup_dsc_config
+ffffffff8220b1d0 T dc_dsc_compute_config
+ffffffff8220b2d0 T dc_dsc_stream_bandwidth_in_kbps
+ffffffff8220b430 T dc_dsc_stream_bandwidth_overhead_in_kbps
+ffffffff8220b580 T dc_dsc_get_policy_for_timing
+ffffffff8220b620 T dc_dsc_policy_set_max_target_bpp_limit
+ffffffff8220b650 T dc_dsc_policy_set_enable_dsc_when_not_needed
+ffffffff8220b680 T dc_dsc_policy_set_disable_dsc_stream_overhead
+ffffffff8220c000 T calc_rc_params
+ffffffff8220d000 T dscc_compute_dsc_parameters
+ffffffff8220e000 T dal_hw_factory_dce110_init
+ffffffff8220e060 t define_hpd_registers
+ffffffff8220e0b0 t define_ddc_registers
+ffffffff8220f000 T dal_hw_translate_dce110_init
+ffffffff8220f030 t offset_to_id
+ffffffff8220f390 t id_to_offset
+ffffffff82210000 T dal_hw_factory_dce120_init
+ffffffff82210060 t define_hpd_registers
+ffffffff822100b0 t define_ddc_registers
+ffffffff82211000 T dal_hw_translate_dce120_init
+ffffffff82211030 t offset_to_id
+ffffffff822113a0 t id_to_offset
+ffffffff82212000 T dal_hw_factory_dce80_init
+ffffffff82212060 t define_hpd_registers
+ffffffff822120b0 t define_ddc_registers
+ffffffff82213000 T dal_hw_translate_dce80_init
+ffffffff82213030 t offset_to_id
+ffffffff822137b0 t id_to_offset
+ffffffff82214000 T dal_hw_factory_dcn10_init
+ffffffff82214060 t define_hpd_registers
+ffffffff822140b0 t define_ddc_registers
+ffffffff82214150 t define_generic_registers
+ffffffff82215000 T dal_hw_translate_dcn10_init
+ffffffff82215030 t offset_to_id
+ffffffff82215390 t id_to_offset
+ffffffff82216000 T dal_hw_factory_dcn20_init
+ffffffff82216060 t define_hpd_registers
+ffffffff822160b0 t define_ddc_registers
+ffffffff82216160 t define_generic_registers
+ffffffff82217000 T dal_hw_translate_dcn20_init
+ffffffff82217030 t offset_to_id
+ffffffff822172b0 t id_to_offset
+ffffffff82218000 T dal_hw_factory_dcn21_init
+ffffffff82218060 t define_hpd_registers
+ffffffff822180b0 t define_ddc_registers
+ffffffff82218160 t define_generic_registers
+ffffffff82219000 T dal_hw_translate_dcn21_init
+ffffffff82219030 t offset_to_id
+ffffffff822192b0 t id_to_offset
+ffffffff8221a000 T dal_hw_factory_dcn30_init
+ffffffff8221a060 t define_hpd_registers
+ffffffff8221a0b0 t define_ddc_registers
+ffffffff8221a160 t define_generic_registers
+ffffffff8221b000 T dal_hw_translate_dcn30_init
+ffffffff8221b030 t offset_to_id
+ffffffff8221b2c0 t id_to_offset
+ffffffff8221c000 T dal_hw_factory_dcn315_init
+ffffffff8221c060 t define_hpd_registers
+ffffffff8221c0b0 t define_ddc_registers
+ffffffff8221c160 t define_generic_registers
+ffffffff8221d000 T dal_hw_translate_dcn315_init
+ffffffff8221d030 t offset_to_id
+ffffffff8221d2b0 t id_to_offset
+ffffffff8221e000 T dal_hw_factory_dcn32_init
+ffffffff8221e060 t define_hpd_registers
+ffffffff8221e0b0 t define_ddc_registers
+ffffffff8221e160 t define_generic_registers
+ffffffff8221f000 T dal_hw_translate_dcn32_init
+ffffffff8221f030 t offset_to_id
+ffffffff8221f290 t id_to_offset
+ffffffff82220000 T dal_gpio_open
+ffffffff822200c0 T dal_gpio_open_ex
+ffffffff82220180 T dal_gpio_get_value
+ffffffff82220200 T dal_gpio_set_value
+ffffffff82220280 T dal_gpio_get_mode
+ffffffff822202b0 T dal_gpio_lock_pin
+ffffffff822202d0 T dal_gpio_unlock_pin
+ffffffff822202f0 T dal_gpio_change_mode
+ffffffff82220370 T dal_gpio_get_id
+ffffffff822203a0 T dal_gpio_get_enum
+ffffffff822203d0 T dal_gpio_set_config
+ffffffff82220450 T dal_gpio_get_pin_info
+ffffffff822204b0 T dal_gpio_get_sync_source
+ffffffff82220540 T dal_gpio_get_output_state
+ffffffff82220570 T dal_gpio_get_ddc
+ffffffff822205a0 T dal_gpio_get_hpd
+ffffffff822205d0 T dal_gpio_get_generic
+ffffffff82220600 T dal_gpio_close
+ffffffff82220650 T dal_gpio_create
+ffffffff822207e0 T dal_gpio_destroy
+ffffffff82221000 T dal_gpio_service_create
+ffffffff82221260 T dal_gpio_service_create_irq
+ffffffff82221320 T dal_gpio_create_irq
+ffffffff822213a0 T dal_gpio_service_create_generic_mux
+ffffffff82221440 T dal_gpio_destroy_generic_mux
+ffffffff822214d0 T dal_gpio_get_generic_pin_info
+ffffffff82221530 T dal_gpio_service_destroy
+ffffffff82221660 T dal_mux_setup_config
+ffffffff822216c0 T dal_gpio_service_lock
+ffffffff82221740 T dal_gpio_service_unlock
+ffffffff822217c0 T dal_gpio_service_open
+ffffffff82221a00 T dal_gpio_service_close
+ffffffff82221aa0 T dal_irq_get_source
+ffffffff82221b10 T dal_irq_get_rx_source
+ffffffff82221b60 T dal_irq_setup_hpd_filter
+ffffffff82221bc0 T dal_gpio_destroy_irq
+ffffffff82221c50 T dal_gpio_create_ddc
+ffffffff82221dc0 T dal_gpio_destroy_ddc
+ffffffff82221e90 T dal_ddc_close
+ffffffff82221ee0 T dal_ddc_open
+ffffffff82222040 T dal_ddc_change_mode
+ffffffff822220e0 T dal_ddc_get_line
+ffffffff82222100 T dal_ddc_set_config
+ffffffff82223000 T dal_hw_ddc_init
+ffffffff82223100 T dal_hw_ddc_get_pin
+ffffffff82223110 t dal_hw_ddc_destroy
+ffffffff82223170 t set_config
+ffffffff82224000 T dal_hw_factory_init
+ffffffff82225000 T dal_hw_generic_init
+ffffffff82225100 T dal_hw_generic_get_pin
+ffffffff82225110 t dal_hw_generic_destroy
+ffffffff82225170 t set_config
+ffffffff82226000 T dal_hw_gpio_open
+ffffffff822260b0 T dal_hw_gpio_config_mode
+ffffffff822261a0 T dal_hw_gpio_get_value
+ffffffff82226200 T dal_hw_gpio_set_value
+ffffffff82226290 T dal_hw_gpio_change_mode
+ffffffff822262a0 T dal_hw_gpio_close
+ffffffff82226350 T dal_hw_gpio_construct
+ffffffff822263b0 T dal_hw_gpio_destruct
+ffffffff82227000 T dal_hw_hpd_init
+ffffffff82227100 T dal_hw_hpd_get_pin
+ffffffff82227110 t dal_hw_hpd_destroy
+ffffffff82227170 t get_value
+ffffffff82227210 t set_config
+ffffffff82228000 T dal_hw_translate_init
+ffffffff82229000 T dc_process_hdcp_msg
+ffffffff82229180 t hdmi_14_process_transaction
+ffffffff822292e0 t dp_11_process_transaction
+ffffffff8222a000 T dal_irq_service_dummy_set
+ffffffff8222a050 T dal_irq_service_dummy_ack
+ffffffff8222a0a0 T dce110_vblank_set
+ffffffff8222a170 T to_dal_irq_source_dce110
+ffffffff8222a2f0 T dal_irq_service_dce110_create
+ffffffff8222a370 t hpd_ack
+ffffffff8222b000 T dal_irq_service_dce120_create
 ffffffff8222b080 t hpd_ack
-ffffffff8222c000 T dal_irq_service_dcn10_create
+ffffffff8222c000 T dal_irq_service_dce80_create
 ffffffff8222c080 t hpd_ack
-ffffffff8222c130 t to_dal_irq_source_dcn10
-ffffffff8222d000 T dal_irq_service_dcn20_create
+ffffffff8222d000 T dal_irq_service_dcn10_create
 ffffffff8222d080 t hpd_ack
-ffffffff8222d130 t to_dal_irq_source_dcn20
-ffffffff8222e000 T dal_irq_service_dcn201_create
+ffffffff8222d130 t to_dal_irq_source_dcn10
+ffffffff8222e000 T dal_irq_service_dcn20_create
 ffffffff8222e080 t hpd_ack
-ffffffff8222e130 t to_dal_irq_source_dcn201
-ffffffff8222f000 T dal_irq_service_dcn21_create
+ffffffff8222e130 t to_dal_irq_source_dcn20
+ffffffff8222f000 T dal_irq_service_dcn201_create
 ffffffff8222f080 t hpd_ack
-ffffffff8222f130 t to_dal_irq_source_dcn21
-ffffffff82230000 T dal_irq_service_dcn30_create
+ffffffff8222f130 t to_dal_irq_source_dcn201
+ffffffff82230000 T dal_irq_service_dcn21_create
 ffffffff82230080 t hpd_ack
-ffffffff82230130 t to_dal_irq_source_dcn30
-ffffffff82231000 T dal_irq_service_dcn302_create
+ffffffff82230130 t to_dal_irq_source_dcn21
+ffffffff82231000 T dal_irq_service_dcn30_create
 ffffffff82231080 t hpd_ack
-ffffffff82231130 t to_dal_irq_source_dcn302
-ffffffff82232000 T dal_irq_service_dcn303_create
+ffffffff82231130 t to_dal_irq_source_dcn30
+ffffffff82232000 T dal_irq_service_dcn302_create
 ffffffff82232080 t hpd_ack
-ffffffff82232130 t to_dal_irq_source_dcn303
-ffffffff82233000 T dal_irq_service_dcn31_create
+ffffffff82232130 t to_dal_irq_source_dcn302
+ffffffff82233000 T dal_irq_service_dcn303_create
 ffffffff82233080 t hpd_ack
-ffffffff82233130 t to_dal_irq_source_dcn31
-ffffffff82234000 T dal_irq_service_dcn314_create
+ffffffff82233130 t to_dal_irq_source_dcn303
+ffffffff82234000 T dal_irq_service_dcn31_create
 ffffffff82234080 t hpd_ack
-ffffffff82234130 t to_dal_irq_source_dcn314
-ffffffff82235000 T dal_irq_service_dcn315_create
+ffffffff82234130 t to_dal_irq_source_dcn31
+ffffffff82235000 T dal_irq_service_dcn314_create
 ffffffff82235080 t hpd_ack
-ffffffff82235130 t to_dal_irq_source_dcn315
-ffffffff82236000 T dal_irq_service_dcn32_create
+ffffffff82235130 t to_dal_irq_source_dcn314
+ffffffff82236000 T dal_irq_service_dcn315_create
 ffffffff82236080 t hpd_ack
-ffffffff82236130 t to_dal_irq_source_dcn32
-ffffffff82237000 T dal_irq_service_construct
-ffffffff82237070 T dal_irq_service_destroy
-ffffffff82237100 T dal_irq_service_set_generic
-ffffffff82237180 T dal_irq_service_set
-ffffffff822372a0 T dal_irq_service_ack
-ffffffff82237390 T dal_irq_service_ack_generic
-ffffffff82237400 T dal_irq_service_to_irq_source
-ffffffff82238000 T dp_trace_init
-ffffffff822380a0 T dp_trace_reset
-ffffffff82238130 T dc_dp_trace_is_initialized
-ffffffff82238160 T dp_trace_detect_lt_init
-ffffffff822381b0 T dp_trace_commit_lt_init
-ffffffff82238200 T dp_trace_link_loss_increment
-ffffffff82238230 T dp_trace_lt_fail_count_update
-ffffffff82238270 T dp_trace_lt_total_count_increment
-ffffffff822382b0 T dc_dp_trace_set_is_logged_flag
-ffffffff822382f0 T dc_dp_trace_is_logged
-ffffffff82238330 T dp_trace_lt_result_update
-ffffffff82238370 T dp_trace_set_lt_start_timestamp
-ffffffff82238450 T dp_trace_set_lt_end_timestamp
-ffffffff82238530 T dc_dp_trace_get_lt_end_timestamp
-ffffffff82238570 T dc_dp_trace_get_lt_counts
-ffffffff822385b0 T dc_dp_trace_get_link_loss_count
-ffffffff822385e0 T dp_trace_set_edp_power_timestamp
-ffffffff822386c0 T dp_trace_get_edp_poweron_timestamp
-ffffffff822386f0 T dp_trace_get_edp_poweroff_timestamp
-ffffffff82239000 T set_dio_throttled_vcp_size
-ffffffff82239020 T setup_dio_stream_encoder
-ffffffff822390e0 T reset_dio_stream_encoder
-ffffffff822391a0 T setup_dio_stream_attribute
-ffffffff82239320 T enable_dio_dp_link_output
-ffffffff82239390 T disable_dio_link_output
-ffffffff822393d0 T set_dio_dp_link_test_pattern
-ffffffff82239410 T set_dio_dp_lane_settings
-ffffffff82239450 T can_use_dio_link_hwss
-ffffffff82239490 T get_dio_link_hwss
-ffffffff822394c0 t update_dio_stream_allocation_table
-ffffffff8223a000 T can_use_dpia_link_hwss
-ffffffff8223a050 T get_dpia_link_hwss
-ffffffff8223a080 t update_dpia_stream_allocation_table
-ffffffff8223b000 T can_use_hpo_dp_link_hwss
-ffffffff8223b030 T get_hpo_dp_link_hwss
-ffffffff8223b060 t set_hpo_dp_hblank_min_symbol_width
-ffffffff8223b130 t set_hpo_dp_throttled_vcp_size
-ffffffff8223b160 t enable_hpo_dp_link_output
-ffffffff8223b290 t set_hpo_dp_link_test_pattern
-ffffffff8223b2d0 t set_hpo_dp_lane_settings
-ffffffff8223b300 t update_hpo_dp_stream_allocation_table
-ffffffff8223b320 t setup_hpo_dp_stream_encoder
-ffffffff8223b4a0 t reset_hpo_dp_stream_encoder
-ffffffff8223b590 t setup_hpo_dp_stream_attribute
-ffffffff8223b5f0 t disable_hpo_dp_link_output
-ffffffff8223c000 T virtual_link_encoder_construct
-ffffffff8223c060 t virtual_link_encoder_validate_output_with_stream
-ffffffff8223c090 t virtual_link_encoder_hw_init
-ffffffff8223c0c0 t virtual_link_encoder_setup
-ffffffff8223c0f0 t virtual_link_encoder_enable_tmds_output
-ffffffff8223c120 t virtual_link_encoder_enable_dp_output
-ffffffff8223c150 t virtual_link_encoder_enable_dp_mst_output
-ffffffff8223c180 t virtual_link_encoder_disable_output
-ffffffff8223c1b0 t virtual_link_encoder_dp_set_lane_settings
-ffffffff8223c1e0 t virtual_link_encoder_dp_set_phy_pattern
-ffffffff8223c210 t virtual_link_encoder_update_mst_stream_allocation_table
-ffffffff8223c240 t virtual_link_encoder_connect_dig_be_to_fe
-ffffffff8223c270 t virtual_link_encoder_destroy
-ffffffff8223c2c0 t virtual_link_encoder_get_max_link_cap
-ffffffff8223d000 T virtual_setup_stream_encoder
-ffffffff8223d030 T virtual_setup_stream_attribute
-ffffffff8223d060 T virtual_reset_stream_encoder
-ffffffff8223d090 T get_virtual_link_hwss
-ffffffff8223d0c0 t virtual_disable_link_output
-ffffffff8223e000 T virtual_stream_encoder_construct
-ffffffff8223e050 T virtual_stream_encoder_create
-ffffffff8223e110 t virtual_stream_encoder_dp_set_stream_attribute
-ffffffff8223e140 t virtual_stream_encoder_hdmi_set_stream_attribute
-ffffffff8223e170 t virtual_stream_encoder_dvi_set_stream_attribute
-ffffffff8223e1a0 t virtual_stream_encoder_set_throttled_vcp_size
-ffffffff8223e1d0 t virtual_stream_encoder_update_hdmi_info_packets
-ffffffff8223e200 t virtual_stream_encoder_stop_hdmi_info_packets
-ffffffff8223e230 t virtual_stream_encoder_update_dp_info_packets
-ffffffff8223e260 t virtual_stream_encoder_stop_dp_info_packets
-ffffffff8223e290 t virtual_stream_encoder_dp_blank
-ffffffff8223e2c0 t virtual_stream_encoder_dp_unblank
-ffffffff8223e2f0 t virtual_audio_mute_control
-ffffffff8223e320 t virtual_setup_stereo_sync
-ffffffff8223e350 t virtual_stream_encoder_set_avmute
-ffffffff8223e380 t virtual_dig_connect_to_otg
-ffffffff8223e3b0 t virtual_stream_encoder_reset_hdmi_stream_attribute
-ffffffff8223e3e0 t virtual_stream_encoder_set_dsc_pps_info_packet
-ffffffff8223e410 t virtual_enc_dp_set_odm_combine
-ffffffff8223f000 T dmub_dcn20_use_cached_inbox
-ffffffff8223f040 T dmub_dcn20_reset
-ffffffff8223f210 T dmub_dcn20_reset_release
-ffffffff8223f2e0 T dmub_dcn20_backdoor_load
-ffffffff8223f590 T dmub_dcn20_setup_windows
-ffffffff8223fb00 T dmub_dcn20_setup_mailbox
-ffffffff8223fb60 T dmub_dcn20_get_inbox1_rptr
-ffffffff8223fb90 T dmub_dcn20_set_inbox1_wptr
-ffffffff8223fbc0 T dmub_dcn20_setup_out_mailbox
-ffffffff8223fc20 T dmub_dcn20_get_outbox1_wptr
-ffffffff8223fc50 T dmub_dcn20_set_outbox1_rptr
-ffffffff8223fc80 T dmub_dcn20_setup_outbox0
-ffffffff8223fcd0 T dmub_dcn20_get_outbox0_wptr
-ffffffff8223fd00 T dmub_dcn20_set_outbox0_rptr
-ffffffff8223fd30 T dmub_dcn20_is_hw_init
-ffffffff8223fd90 T dmub_dcn20_is_supported
-ffffffff8223fdf0 T dmub_dcn20_set_gpint
-ffffffff8223fe20 T dmub_dcn20_is_gpint_acked
-ffffffff8223fe80 T dmub_dcn20_get_gpint_response
-ffffffff8223feb0 T dmub_dcn20_get_fw_boot_status
-ffffffff8223fee0 T dmub_dcn20_enable_dmub_boot_options
-ffffffff8223ff10 T dmub_dcn20_skip_dmub_panel_power_sequence
-ffffffff8223ff70 T dmub_dcn20_get_current_time
-ffffffff8223ffa0 T dmub_dcn20_get_diagnostic_data
-ffffffff82241000 T dmub_dcn21_is_phy_init
-ffffffff82242000 T dmub_dcn30_backdoor_load
-ffffffff82242260 T dmub_dcn30_setup_windows
-ffffffff82243000 T dmub_dcn31_reset
-ffffffff82243280 T dmub_dcn31_reset_release
-ffffffff82243350 T dmub_dcn31_backdoor_load
-ffffffff822435b0 T dmub_dcn31_setup_windows
-ffffffff822438f0 T dmub_dcn31_setup_mailbox
-ffffffff82243940 T dmub_dcn31_get_inbox1_rptr
-ffffffff82243970 T dmub_dcn31_set_inbox1_wptr
-ffffffff822439a0 T dmub_dcn31_setup_out_mailbox
-ffffffff822439f0 T dmub_dcn31_get_outbox1_wptr
-ffffffff82243a20 T dmub_dcn31_set_outbox1_rptr
-ffffffff82243a50 T dmub_dcn31_is_hw_init
-ffffffff82243ad0 T dmub_dcn31_is_supported
-ffffffff82243b30 T dmub_dcn31_set_gpint
-ffffffff82243b60 T dmub_dcn31_is_gpint_acked
-ffffffff82243bc0 T dmub_dcn31_get_gpint_response
-ffffffff82243bf0 T dmub_dcn31_get_gpint_dataout
-ffffffff82243d10 T dmub_dcn31_get_fw_boot_status
-ffffffff82243d40 T dmub_dcn31_enable_dmub_boot_options
-ffffffff82243dc0 T dmub_dcn31_skip_dmub_panel_power_sequence
-ffffffff82243e20 T dmub_dcn31_setup_outbox0
-ffffffff82243e70 T dmub_dcn31_get_outbox0_wptr
-ffffffff82243ea0 T dmub_dcn31_set_outbox0_rptr
-ffffffff82243ed0 T dmub_dcn31_get_current_time
-ffffffff82243f00 T dmub_dcn31_get_diagnostic_data
-ffffffff822443a0 T dmub_dcn31_should_detect
-ffffffff82245000 T dmub_dcn32_reset
-ffffffff822451d0 T dmub_dcn32_reset_release
-ffffffff822452c0 T dmub_dcn32_backdoor_load
-ffffffff82245520 T dmub_dcn32_backdoor_load_zfb_mode
-ffffffff82245710 T dmub_dcn32_setup_windows
-ffffffff82245a50 T dmub_dcn32_setup_mailbox
-ffffffff82245aa0 T dmub_dcn32_get_inbox1_rptr
-ffffffff82245ad0 T dmub_dcn32_set_inbox1_wptr
-ffffffff82245b00 T dmub_dcn32_setup_out_mailbox
-ffffffff82245b50 T dmub_dcn32_get_outbox1_wptr
-ffffffff82245b80 T dmub_dcn32_set_outbox1_rptr
-ffffffff82245bb0 T dmub_dcn32_is_hw_init
-ffffffff82245c30 T dmub_dcn32_is_supported
-ffffffff82245c90 T dmub_dcn32_set_gpint
-ffffffff82245cc0 T dmub_dcn32_is_gpint_acked
-ffffffff82245d20 T dmub_dcn32_get_gpint_response
-ffffffff82245d50 T dmub_dcn32_get_gpint_dataout
-ffffffff82245e70 T dmub_dcn32_get_fw_boot_status
-ffffffff82245ea0 T dmub_dcn32_enable_dmub_boot_options
-ffffffff82245ed0 T dmub_dcn32_skip_dmub_panel_power_sequence
-ffffffff82245f30 T dmub_dcn32_setup_outbox0
-ffffffff82245f80 T dmub_dcn32_get_outbox0_wptr
-ffffffff82245fb0 T dmub_dcn32_set_outbox0_rptr
-ffffffff82245fe0 T dmub_dcn32_get_current_time
-ffffffff82246010 T dmub_dcn32_get_diagnostic_data
-ffffffff822464b0 T dmub_dcn32_configure_dmub_in_system_memory
-ffffffff822464e0 T dmub_dcn32_send_inbox0_cmd
-ffffffff82246510 T dmub_dcn32_clear_inbox0_ack_register
-ffffffff82246540 T dmub_dcn32_read_inbox0_ack_register
-ffffffff82247000 T dmub_reg_update
-ffffffff82247170 T dmub_reg_set
-ffffffff822472d0 T dmub_reg_get
-ffffffff82248000 T dmub_flush_buffer_mem
-ffffffff82248030 T dmub_srv_create
-ffffffff82248560 T dmub_srv_destroy
-ffffffff82248580 T dmub_srv_calc_region_info
-ffffffff822487f0 T dmub_srv_calc_fb_info
-ffffffff82248990 T dmub_srv_has_hw_support
-ffffffff82248a00 T dmub_srv_is_hw_init
-ffffffff82248a80 T dmub_srv_hw_init
-ffffffff82248ed0 T dmub_srv_hw_reset
-ffffffff82248f60 T dmub_srv_cmd_queue
-ffffffff82249070 T dmub_srv_cmd_execute
-ffffffff82249130 T dmub_srv_wait_for_auto_load
-ffffffff822491d0 T dmub_srv_wait_for_phy_init
-ffffffff82249280 T dmub_srv_wait_for_idle
-ffffffff82249330 T dmub_srv_send_gpint_command
-ffffffff82249420 T dmub_srv_get_gpint_response
-ffffffff82249480 T dmub_srv_get_gpint_dataout
-ffffffff822494e0 T dmub_srv_get_fw_boot_status
-ffffffff82249550 T dmub_srv_cmd_with_reply_data
-ffffffff822497c0 T dmub_srv_get_outbox0_msg
-ffffffff82249860 T dmub_srv_get_diagnostic_data
-ffffffff822498c0 T dmub_srv_should_detect
-ffffffff82249910 T dmub_srv_clear_inbox0_ack
-ffffffff82249960 T dmub_srv_wait_for_inbox0_ack
-ffffffff822499f0 T dmub_srv_send_inbox0_cmd
-ffffffff8224a000 T dmub_srv_stat_get_notification
-ffffffff8224b000 T setup_x_points_distribution
-ffffffff8224b170 T log_x_points_distribution
-ffffffff8224b1a0 T precompute_pq
-ffffffff8224b370 t compute_pq
-ffffffff8224b580 T precompute_de_pq
-ffffffff8224b6e0 t compute_de_pq
-ffffffff8224b9a0 T calculate_user_regamma_coeff
-ffffffff8224bd70 t apply_lut_1d
-ffffffff8224c0a0 T calculate_user_regamma_ramp
-ffffffff8224c9e0 T mod_color_calculate_degamma_params
-ffffffff8224cfb0 t build_evenly_distributed_points
-ffffffff8224d130 t scale_gamma
-ffffffff8224d2e0 t build_degamma
-ffffffff8224d6b0 t build_hlg_degamma
-ffffffff8224d8d0 t map_regamma_hw_to_x_user
-ffffffff8224e030 T mod_color_calculate_regamma_params
-ffffffff822501a0 T mod_color_calculate_degamma_curve
-ffffffff82250660 t translate_from_linear_space
-ffffffff822509a0 t build_coefficients
-ffffffff82250b20 t calculate_mapped_value
-ffffffff82251000 T mod_color_is_table_init
-ffffffff82251050 T mod_color_get_table
-ffffffff822510a0 T mod_color_set_table_init_state
-ffffffff82252000 T mod_freesync_create
-ffffffff82252070 T mod_freesync_destroy
-ffffffff822520b0 T mod_freesync_calc_v_total_from_refresh
-ffffffff82252140 T mod_freesync_get_vmin_vmax
-ffffffff82252180 T mod_freesync_get_v_position
-ffffffff82252200 T mod_freesync_build_vrr_infopacket
-ffffffff82252950 T mod_freesync_build_vrr_params
-ffffffff82252cd0 T mod_freesync_calc_nominal_field_rate
-ffffffff82252d30 T mod_freesync_handle_preflip
-ffffffff82253150 T mod_freesync_handle_v_update
-ffffffff82253610 T mod_freesync_get_settings
-ffffffff82253680 T mod_freesync_calc_field_rate_from_timing
-ffffffff822536d0 T mod_freesync_get_freesync_enabled
-ffffffff82253700 T mod_freesync_is_valid_range
-ffffffff82254000 T mod_build_vsc_infopacket
-ffffffff82254200 T mod_build_hf_vsif_infopacket
-ffffffff82255000 T dmub_init_abm_config
-ffffffff82255540 t fill_iram_v_2_3
-ffffffff822559a0 T dmcu_load_iram
-ffffffff82256180 T is_psr_su_specific_panel
-ffffffff82256210 T mod_power_calc_psr_configs
-ffffffff82256310 T mod_power_only_edp
-ffffffff82256360 T psr_su_set_y_granularity
-ffffffff82257000 T mod_vmid_get_for_ptb
-ffffffff82257230 T mod_vmid_reset
-ffffffff822572f0 T mod_vmid_create
-ffffffff82257430 T mod_vmid_destroy
-ffffffff82258000 T amdgpu_dpm_get_sclk
-ffffffff82258090 T amdgpu_dpm_get_mclk
-ffffffff82258120 T amdgpu_dpm_set_powergating_by_smu
-ffffffff82258200 T amdgpu_dpm_set_gfx_power_up_by_imu
-ffffffff82258310 T amdgpu_dpm_baco_enter
-ffffffff822583a0 T amdgpu_dpm_baco_exit
-ffffffff82258430 T amdgpu_dpm_set_mp1_state
-ffffffff822584d0 T amdgpu_dpm_is_baco_supported
-ffffffff82258580 T amdgpu_dpm_mode2_reset
-ffffffff82258610 T amdgpu_dpm_baco_reset
-ffffffff822586c0 T amdgpu_dpm_is_mode1_reset_supported
-ffffffff82258730 T amdgpu_dpm_mode1_reset
-ffffffff822587b0 T amdgpu_dpm_switch_power_profile
-ffffffff82258860 T amdgpu_dpm_set_xgmi_pstate
-ffffffff82258900 T amdgpu_dpm_set_df_cstate
-ffffffff822589a0 T amdgpu_dpm_allow_xgmi_power_down
-ffffffff82258a20 T amdgpu_dpm_enable_mgpu_fan_boost
-ffffffff82258ab0 T amdgpu_dpm_set_clockgating_by_smu
-ffffffff82258b50 T amdgpu_dpm_smu_i2c_bus_access
-ffffffff82258bf0 T amdgpu_pm_acpi_event_handler
-ffffffff82258cb0 T amdgpu_dpm_read_sensor
-ffffffff82258d70 T amdgpu_dpm_compute_clocks
-ffffffff82258e50 T amdgpu_dpm_enable_uvd
-ffffffff82259040 T amdgpu_dpm_enable_vce
-ffffffff82259230 T amdgpu_dpm_enable_jpeg
-ffffffff82259330 T amdgpu_pm_load_smu_firmware
-ffffffff822593e0 T amdgpu_dpm_handle_passthrough_sbr
-ffffffff82259460 T amdgpu_dpm_send_hbm_bad_pages_num
-ffffffff822594e0 T amdgpu_dpm_send_hbm_bad_channel_flag
-ffffffff82259560 T amdgpu_dpm_get_dpm_freq_range
-ffffffff82259600 T amdgpu_dpm_set_soft_freq_range
-ffffffff822596a0 T amdgpu_dpm_write_watermarks_table
-ffffffff82259720 T amdgpu_dpm_wait_for_event
-ffffffff822597b0 T amdgpu_dpm_set_residency_gfxoff
-ffffffff82259830 T amdgpu_dpm_get_residency_gfxoff
-ffffffff822598b0 T amdgpu_dpm_get_entrycount_gfxoff
-ffffffff82259930 T amdgpu_dpm_get_status_gfxoff
-ffffffff822599b0 T amdgpu_dpm_get_thermal_throttling_counter
-ffffffff82259a00 T amdgpu_dpm_gfx_state_change
-ffffffff82259a70 T amdgpu_dpm_get_ecc_info
-ffffffff82259af0 T amdgpu_dpm_get_vce_clock_state
-ffffffff82259b80 T amdgpu_dpm_get_current_power_state
-ffffffff82259bf0 T amdgpu_dpm_set_power_state
-ffffffff82259d50 T amdgpu_dpm_dispatch_task
-ffffffff82259df0 T amdgpu_dpm_get_performance_level
-ffffffff82259e80 T amdgpu_dpm_force_performance_level
-ffffffff8225a060 T amdgpu_dpm_get_pp_num_states
-ffffffff8225a0f0 T amdgpu_dpm_get_pp_table
-ffffffff8225a180 T amdgpu_dpm_set_fine_grain_clk_vol
-ffffffff8225a220 T amdgpu_dpm_odn_edit_dpm_table
-ffffffff8225a2c0 T amdgpu_dpm_print_clock_levels
-ffffffff8225a350 T amdgpu_dpm_emit_clock_levels
-ffffffff8225a3f0 T amdgpu_dpm_set_ppfeature_status
-ffffffff8225a480 T amdgpu_dpm_get_ppfeature_status
-ffffffff8225a510 T amdgpu_dpm_force_clock_level
-ffffffff8225a5a0 T amdgpu_dpm_get_sclk_od
-ffffffff8225a620 T amdgpu_dpm_set_sclk_od
-ffffffff8225a7a0 T amdgpu_dpm_get_mclk_od
-ffffffff8225a820 T amdgpu_dpm_set_mclk_od
-ffffffff8225a9a0 T amdgpu_dpm_get_power_profile_mode
-ffffffff8225aa30 T amdgpu_dpm_set_power_profile_mode
-ffffffff8225aad0 T amdgpu_dpm_get_gpu_metrics
-ffffffff8225ab60 T amdgpu_dpm_get_fan_control_mode
-ffffffff8225abf0 T amdgpu_dpm_set_fan_speed_pwm
-ffffffff8225ac80 T amdgpu_dpm_get_fan_speed_pwm
-ffffffff8225ad10 T amdgpu_dpm_get_fan_speed_rpm
-ffffffff8225ada0 T amdgpu_dpm_set_fan_speed_rpm
-ffffffff8225ae30 T amdgpu_dpm_set_fan_control_mode
-ffffffff8225aec0 T amdgpu_dpm_get_power_limit
-ffffffff8225af70 T amdgpu_dpm_set_power_limit
-ffffffff8225b000 T amdgpu_dpm_is_cclk_dpm_supported
-ffffffff8225b070 T amdgpu_dpm_debugfs_print_current_performance_level
-ffffffff8225b100 T amdgpu_dpm_get_smu_prv_buf_details
-ffffffff8225b1a0 T amdgpu_dpm_is_overdrive_supported
-ffffffff8225b240 T amdgpu_dpm_set_pp_table
-ffffffff8225b2e0 T amdgpu_dpm_get_num_cpu_cores
-ffffffff8225b330 T amdgpu_dpm_stb_debug_fs_init
-ffffffff8225b380 T amdgpu_dpm_display_configuration_change
-ffffffff8225b410 T amdgpu_dpm_get_clock_by_type
-ffffffff8225b4b0 T amdgpu_dpm_get_display_mode_validation_clks
-ffffffff8225b540 T amdgpu_dpm_get_clock_by_type_with_latency
-ffffffff8225b5e0 T amdgpu_dpm_get_clock_by_type_with_voltage
-ffffffff8225b680 T amdgpu_dpm_set_watermarks_for_clocks_ranges
-ffffffff8225b710 T amdgpu_dpm_display_clock_voltage_request
-ffffffff8225b7a0 T amdgpu_dpm_get_current_clocks
-ffffffff8225b830 T amdgpu_dpm_notify_smu_enable_pwe
-ffffffff8225b8b0 T amdgpu_dpm_set_active_display_count
-ffffffff8225b940 T amdgpu_dpm_set_min_deep_sleep_dcefclk
-ffffffff8225b9d0 T amdgpu_dpm_set_hard_min_dcefclk_by_freq
-ffffffff8225ba70 T amdgpu_dpm_set_hard_min_fclk_by_freq
-ffffffff8225bb10 T amdgpu_dpm_display_disable_memory_clock_switch
-ffffffff8225bba0 T amdgpu_dpm_get_max_sustainable_clocks_by_dc
-ffffffff8225bc30 T amdgpu_dpm_get_uclk_dpm_states
-ffffffff8225bcd0 T amdgpu_dpm_get_dpm_clock_table
-ffffffff8225c000 T amdgpu_dpm_get_active_displays
-ffffffff8225c0a0 T amdgpu_dpm_get_vblank_time
-ffffffff8225c150 T amdgpu_dpm_get_vrefresh
-ffffffff8225d000 T amdgpu_pm_sysfs_init
-ffffffff8225d030 T amdgpu_pm_sysfs_fini
-ffffffff8225d060 T amdgpu_debugfs_pm_init
-ffffffff8225e000 T amdgpu_dpm_print_class_info
-ffffffff8225e2b0 T amdgpu_dpm_print_cap_info
-ffffffff8225e340 T amdgpu_dpm_print_ps_status
-ffffffff8225e3d0 T amdgpu_pm_print_power_states
-ffffffff8225e490 T amdgpu_get_platform_caps
-ffffffff8225e530 T amdgpu_parse_extended_power_table
-ffffffff8225f540 T amdgpu_free_extended_power_table
-ffffffff8225f650 T amdgpu_add_thermal_controller
-ffffffff8225fa80 T amdgpu_get_vce_clock_state
-ffffffff8225fac0 T amdgpu_legacy_dpm_compute_clocks
-ffffffff8225ff30 T amdgpu_dpm_thermal_work_handler
-ffffffff82261000 t pp_early_init
-ffffffff82261100 t pp_late_init
-ffffffff82261220 t pp_sw_init
-ffffffff82261240 t pp_sw_fini
-ffffffff822612d0 t pp_hw_init
-ffffffff82261330 t pp_hw_fini
-ffffffff82261370 t pp_late_fini
-ffffffff822613d0 t pp_suspend
-ffffffff822613f0 t pp_resume
-ffffffff82261410 t pp_is_idle
-ffffffff82261440 t pp_wait_for_idle
-ffffffff82261470 t pp_sw_reset
-ffffffff822614a0 t pp_set_clockgating_state
-ffffffff822614d0 t pp_set_powergating_state
-ffffffff82261500 t pp_dpm_set_fan_control_mode
-ffffffff82261570 t pp_dpm_get_fan_control_mode
-ffffffff822615e0 t pp_dpm_set_fan_speed_pwm
-ffffffff82261640 t pp_dpm_get_fan_speed_pwm
-ffffffff822616a0 t pp_dpm_force_clock_level
-ffffffff82261700 t pp_dpm_print_clock_levels
-ffffffff82261760 t pp_dpm_emit_clock_levels
-ffffffff822617c0 t pp_dpm_force_performance_level
-ffffffff82261860 t pp_dpm_get_sclk_od
-ffffffff822618c0 t pp_dpm_set_sclk_od
-ffffffff82261920 t pp_dpm_get_mclk_od
-ffffffff82261980 t pp_dpm_set_mclk_od
-ffffffff822619e0 t pp_dpm_read_sensor
-ffffffff82261a80 t pp_dpm_get_performance_level
-ffffffff82261ac0 t pp_dpm_get_current_power_state
-ffffffff82261b40 t pp_dpm_get_fan_speed_rpm
-ffffffff82261ba0 t pp_dpm_set_fan_speed_rpm
-ffffffff82261c00 t pp_dpm_get_pp_num_states
-ffffffff82261d40 t pp_dpm_get_pp_table
-ffffffff82261d90 t pp_dpm_set_pp_table
-ffffffff82261ec0 t pp_dpm_switch_power_profile
-ffffffff82262000 t pp_dpm_get_vce_clock_state
-ffffffff82262050 t pp_dpm_dispatch_tasks
-ffffffff82262090 t pp_dpm_load_fw
-ffffffff82262100 t pp_dpm_fw_loading_complete
-ffffffff82262130 t pp_set_powergating_by_smu
-ffffffff822622b0 t pp_set_clockgating_by_smu
-ffffffff82262320 t pp_set_power_limit
-ffffffff822623e0 t pp_get_power_limit
-ffffffff82262480 t pp_get_power_profile_mode
-ffffffff822624e0 t pp_set_power_profile_mode
-ffffffff82262540 t pp_set_fine_grain_clk_vol
-ffffffff822625a0 t pp_odn_edit_dpm_table
-ffffffff82262600 t pp_dpm_set_mp1_state
-ffffffff82262660 t pp_smu_i2c_bus_access
-ffffffff822626c0 t pp_gfx_state_change_set
-ffffffff82262720 t pp_dpm_get_sclk
-ffffffff82262770 t pp_dpm_get_mclk
-ffffffff822627c0 t pp_display_configuration_change
-ffffffff82262810 t pp_get_display_power_level
-ffffffff82262850 t pp_get_current_clocks
-ffffffff82262970 t pp_get_clock_by_type
-ffffffff822629c0 t pp_get_clock_by_type_with_latency
-ffffffff82262a10 t pp_get_clock_by_type_with_voltage
-ffffffff82262a60 t pp_set_watermarks_for_clocks_ranges
-ffffffff82262aa0 t pp_display_clock_voltage_request
-ffffffff82262ae0 t pp_get_display_mode_validation_clocks
-ffffffff82262b40 t pp_notify_smu_enable_pwe
-ffffffff82262ba0 t pp_enable_mgpu_fan_boost
-ffffffff82262c00 t pp_set_active_display_count
-ffffffff82262c40 t pp_set_hard_min_dcefclk_by_freq
-ffffffff82262ca0 t pp_set_hard_min_fclk_by_freq
-ffffffff82262d00 t pp_set_min_deep_sleep_dcefclk
-ffffffff82262d60 t pp_get_asic_baco_capability
-ffffffff82262dd0 t pp_get_asic_baco_state
-ffffffff82262e30 t pp_set_asic_baco_state
-ffffffff82262ea0 t pp_get_ppfeature_status
-ffffffff82262f00 t pp_set_ppfeature_status
-ffffffff82262f50 t pp_asic_reset_mode_2
-ffffffff82262fb0 t pp_set_df_cstate
-ffffffff82263010 t pp_set_xgmi_pstate
-ffffffff82263070 t pp_get_gpu_metrics
-ffffffff822630d0 t pp_get_prv_buffer_details
-ffffffff82263150 t pp_pm_compute_clocks
-ffffffff82264000 T ci_baco_set_state
-ffffffff82265000 T baco_program_registers
-ffffffff822650d0 t baco_cmd_handler
-ffffffff82265250 T soc15_baco_program_registers
-ffffffff82266000 T fiji_baco_set_state
-ffffffff82267000 T phm_setup_asic
-ffffffff82267050 T phm_power_down_asic
-ffffffff822670a0 T phm_set_power_state
-ffffffff82267110 T phm_enable_dynamic_state_management
-ffffffff822671c0 T phm_disable_dynamic_state_management
-ffffffff82267260 T phm_force_dpm_levels
-ffffffff822672b0 T phm_apply_state_adjust_rules
-ffffffff82267300 T phm_apply_clock_adjust_rules
-ffffffff82267350 T phm_powerdown_uvd
-ffffffff822673a0 T phm_disable_clock_power_gatings
-ffffffff822673f0 T phm_pre_display_configuration_changed
-ffffffff82267450 T phm_display_configuration_changed
-ffffffff822674b0 T phm_notify_smc_display_config_after_ps_adjustment
-ffffffff82267510 T phm_stop_thermal_controller
-ffffffff82267570 T phm_register_irq_handlers
-ffffffff822675c0 T phm_start_thermal_controller
-ffffffff82267700 T phm_check_smc_update_required_for_display_configuration
-ffffffff82267760 T phm_check_states_equal
-ffffffff822677b0 T phm_store_dal_configuration_data
-ffffffff82267900 T phm_get_dal_power_level
-ffffffff82267960 T phm_set_cpu_power_state
-ffffffff822679b0 T phm_get_performance_level
-ffffffff82267a10 T phm_get_clock_info
-ffffffff82267b90 T phm_get_current_shallow_sleep_clocks
-ffffffff82267be0 T phm_get_clock_by_type
-ffffffff82267c30 T phm_get_clock_by_type_with_latency
-ffffffff82267c80 T phm_get_clock_by_type_with_voltage
-ffffffff82267cd0 T phm_set_watermarks_for_clocks_ranges
-ffffffff82267d20 T phm_display_clock_voltage_request
-ffffffff82267d70 T phm_get_max_high_clocks
-ffffffff82267dc0 T phm_disable_smc_firmware_ctf
-ffffffff82267e20 T phm_set_active_display_count
-ffffffff82268000 T hwmgr_early_init
-ffffffff82268470 T hwmgr_sw_init
-ffffffff822684e0 T hwmgr_sw_fini
-ffffffff82268530 T hwmgr_hw_init
-ffffffff822686f0 T hwmgr_hw_fini
-ffffffff822687b0 T hwmgr_suspend
-ffffffff82268830 T hwmgr_resume
-ffffffff822688d0 T hwmgr_handle_task
-ffffffff82269000 T polaris_baco_set_state
-ffffffff8226a000 T pp_override_get_default_fuse_value
-ffffffff8226b000 T psm_init_power_state_table
-ffffffff8226b2a0 T psm_fini_power_state_table
-ffffffff8226b360 T psm_set_boot_states
-ffffffff8226b420 T psm_set_performance_states
-ffffffff8226b4e0 T psm_set_user_performance_state
-ffffffff8226b580 T psm_adjust_power_state_dynamic
-ffffffff8226c000 T atomctrl_initialize_mc_reg_table
-ffffffff8226c210 T atomctrl_initialize_mc_reg_table_v2_2
-ffffffff8226c420 T atomctrl_set_engine_dram_timings_rv770
-ffffffff8226c490 T atomctrl_get_memory_pll_dividers_si
-ffffffff8226c570 T atomctrl_get_memory_pll_dividers_vi
-ffffffff8226c5f0 T atomctrl_get_memory_pll_dividers_ai
-ffffffff8226c6a0 T atomctrl_get_engine_pll_dividers_kong
-ffffffff8226c720 T atomctrl_get_engine_pll_dividers_vi
-ffffffff8226c7e0 T atomctrl_get_engine_pll_dividers_ai
-ffffffff8226c8c0 T atomctrl_get_dfs_pll_dividers_vi
-ffffffff8226c980 T atomctrl_get_reference_clock
-ffffffff8226c9e0 T atomctrl_is_voltage_controlled_by_gpio_v3
-ffffffff8226caa0 T atomctrl_get_voltage_table_v3
-ffffffff8226cc00 T atomctrl_get_pp_assign_pin
-ffffffff8226ccf0 T atomctrl_calculate_voltage_evv_on_sclk
-ffffffff8226d070 T atomctrl_get_voltage_evv_on_sclk
-ffffffff8226d0f0 T atomctrl_get_voltage_evv
-ffffffff8226d1a0 T atomctrl_get_mpll_reference_clock
-ffffffff8226d210 T atomctrl_is_asic_internal_ss_supported
-ffffffff8226d260 T atomctrl_get_memory_clock_spread_spectrum
-ffffffff8226d360 T atomctrl_get_engine_clock_spread_spectrum
-ffffffff8226d460 T atomctrl_read_efuse
-ffffffff8226d510 T atomctrl_set_ac_timing_ai
-ffffffff8226d570 T atomctrl_get_voltage_evv_on_sclk_ai
-ffffffff8226d5f0 T atomctrl_get_smc_sclk_range_table
-ffffffff8226d6b0 T atomctrl_get_vddc_shared_railinfo
-ffffffff8226d720 T atomctrl_get_avfs_information
-ffffffff8226d8a0 T atomctrl_get_svi2_info
-ffffffff8226d980 T atomctrl_get_leakage_id_from_efuse
-ffffffff8226d9e0 T atomctrl_get_leakage_vddc_base_on_leakage
-ffffffff8226db80 T atomctrl_get_voltage_range
-ffffffff8226dc40 T atomctrl_get_edc_hilo_leakage_offset_table
-ffffffff8226dcc0 T atomctrl_get_edc_leakage_table
-ffffffff8226e000 T pp_atomfwctrl_is_voltage_controlled_by_gpio_v4
-ffffffff8226e0d0 T pp_atomfwctrl_get_voltage_table_v4
-ffffffff8226e290 T pp_atomfwctrl_get_pp_assign_pin
-ffffffff8226e370 T pp_atomfwctrl_enter_self_refresh
-ffffffff8226e3a0 T pp_atomfwctrl_get_gpu_pll_dividers_vega10
-ffffffff8226e450 T pp_atomfwctrl_get_avfs_information
-ffffffff8226e780 T pp_atomfwctrl_get_gpio_information
-ffffffff8226e820 T pp_atomfwctrl_get_clk_information_by_clkid
-ffffffff8226e8a0 T pp_atomfwctrl_get_vbios_bootup_values
-ffffffff8226ec20 T pp_atomfwctrl_get_smc_dpm_information
-ffffffff8226f000 T encode_pcie_lane_width
-ffffffff8226f030 T decode_pcie_lane_width
-ffffffff82270000 t pp_tables_v1_0_initialize
-ffffffff82271430 t pp_tables_v1_0_uninitialize
-ffffffff822715e0 T get_number_of_powerplay_table_entries_v1_0
-ffffffff82271690 T get_powerplay_table_entry_v1_0
-ffffffff82272000 T pp_tables_get_response_times
-ffffffff822720d0 T pp_tables_get_num_of_entries
-ffffffff82272190 T pp_tables_get_entry
-ffffffff822724f0 t init_non_clock_fields
-ffffffff82272670 t pp_tables_initialize
-ffffffff82273ad0 t pp_tables_uninitialize
-ffffffff82273cd0 t get_number_of_vce_state_table_entries
-ffffffff82273dd0 t get_vce_state_table_entry
-ffffffff82274000 T smu10_init_function_pointers
-ffffffff82274040 t smu10_hwmgr_backend_init
-ffffffff82274710 t smu10_hwmgr_backend_fini
-ffffffff82274850 t smu10_setup_asic_task
-ffffffff822748c0 t smu10_get_power_state_size
-ffffffff822748f0 t smu10_apply_state_adjust_rules
-ffffffff82274920 t smu10_dpm_force_dpm_level
-ffffffff82274ea0 t smu10_enable_dpm_tasks
-ffffffff82274f20 t smu10_disable_dpm_tasks
-ffffffff82274f50 t smu10_dpm_patch_boot_state
-ffffffff82274f80 t smu10_dpm_get_pp_table_entry
-ffffffff82274fe0 t smu10_dpm_get_num_of_pp_table_entries
-ffffffff82275030 t smu10_powergate_vcn
-ffffffff822750d0 t smu10_dpm_get_mclk
-ffffffff82275130 t smu10_dpm_get_sclk
-ffffffff82275180 t smu10_set_power_state_tasks
-ffffffff822751f0 t smu10_set_cpu_power_state
-ffffffff82275220 t smu10_store_cc6_data
-ffffffff82275290 t smu10_get_dal_power_level
-ffffffff822752c0 t smu10_get_performance_level
-ffffffff82275350 t smu10_get_current_shallow_sleep_clocks
-ffffffff822753b0 t smu10_get_clock_by_type_with_latency
-ffffffff82275500 t smu10_get_clock_by_type_with_voltage
-ffffffff82275610 t smu10_set_watermarks_for_clocks_ranges
-ffffffff822756e0 t smu10_display_clock_voltage_request
-ffffffff82275780 t smu10_get_max_high_clocks
-ffffffff822757b0 t smu10_power_off_asic
-ffffffff82275800 t smu10_force_clock_level
-ffffffff822759c0 t smu10_print_clock_levels
-ffffffff82275d60 t smu10_gfx_off_control
-ffffffff82275e70 t smu10_read_sensor
-ffffffff82275ff0 t smu10_set_active_display_count
-ffffffff82276050 t smu10_set_min_deep_sleep_dcefclk
-ffffffff822760b0 t smu10_get_power_profile_mode
-ffffffff822760f0 t smu10_set_power_profile_mode
-ffffffff82276240 t smu10_set_fine_grain_clk_vol
-ffffffff82276450 t smu10_powergate_mmhub
-ffffffff82276470 t smu10_smus_notify_pwe
-ffffffff82276490 t smu10_powergate_sdma
-ffffffff822764b0 t smu10_set_hard_min_dcefclk_by_freq
-ffffffff82276510 t smu10_set_hard_min_fclk_by_freq
-ffffffff82276570 t smu10_set_hard_min_gfxclk_by_freq
-ffffffff822765d0 t smu10_set_soft_max_gfxclk_by_freq
-ffffffff82276630 t smu10_asic_reset
-ffffffff82276650 t smu10_gfx_state_change
-ffffffff82276690 t smu10_dpm_get_pp_table_entry_callback
-ffffffff82277000 T smu7_baco_get_capability
-ffffffff82277060 T smu7_baco_get_state
-ffffffff822770b0 T smu7_baco_set_state
-ffffffff82278000 T smu7_powerdown_uvd
-ffffffff82278050 T smu7_disable_clock_power_gating
-ffffffff822780e0 T smu7_powergate_uvd
-ffffffff822781d0 T smu7_powergate_vce
-ffffffff822782c0 T smu7_update_clock_gatings
-ffffffff82278670 T smu7_powergate_gfx
-ffffffff82279000 T smu7_get_sleep_divider_id_from_clock
-ffffffff822790a0 T smu7_init_function_pointers
-ffffffff82279100 t smu7_hwmgr_backend_init
-ffffffff8227af50 t smu7_hwmgr_backend_fini
-ffffffff8227afc0 t smu7_setup_asic_task
-ffffffff8227b330 t smu7_get_power_state_size
-ffffffff8227b360 t smu7_apply_state_adjust_rules
-ffffffff8227b7e0 t smu7_force_dpm_level
-ffffffff8227bc10 t smu7_enable_dpm_tasks
-ffffffff8227e380 t smu7_disable_dpm_tasks
-ffffffff8227eac0 t smu7_dpm_patch_boot_state
-ffffffff8227ec00 t smu7_get_pp_table_entry
-ffffffff8227f000 t smu7_get_number_of_powerplay_table_entries
-ffffffff8227f070 t smu7_dpm_get_mclk
-ffffffff8227f110 t smu7_dpm_get_sclk
-ffffffff8227f1b0 t smu7_set_power_state_tasks
-ffffffff8227ff40 t smu7_notify_smc_display_config_after_ps_adjustment
-ffffffff8227ff70 t smu7_display_configuration_changed_task
-ffffffff82280130 t smu7_set_max_fan_rpm_output
-ffffffff82280160 t smu7_set_max_fan_pwm_output
-ffffffff82280180 t smu7_set_fan_control_mode
-ffffffff82280210 t smu7_get_fan_control_mode
-ffffffff82280250 t smu7_register_irq_handlers
-ffffffff82280300 t smu7_check_smc_update_required_for_display_configuration
-ffffffff822803c0 t smu7_check_states_equal
-ffffffff82280560 t smu7_get_performance_level
-ffffffff82280600 t smu7_get_clock_by_type
-ffffffff822807c0 t smu7_get_clock_by_type_with_latency
-ffffffff82280960 t smu7_set_watermarks_for_clocks_ranges
-ffffffff82280ba0 t smu7_get_max_high_clocks
-ffffffff82280c20 t smu7_power_off_asic
-ffffffff82280c80 t smu7_force_clock_level
-ffffffff82280d90 t smu7_print_clock_levels
-ffffffff82281370 t smu7_get_sclk_od
-ffffffff822813e0 t smu7_set_sclk_od
-ffffffff822814a0 t smu7_get_mclk_od
-ffffffff82281510 t smu7_set_mclk_od
-ffffffff822815d0 t smu7_read_sensor
-ffffffff822818a0 t smu7_avfs_control
-ffffffff82281970 t smu7_notify_cac_buffer_info
-ffffffff82281b10 t smu7_get_thermal_temperature_range
-ffffffff82281ba0 t smu7_get_power_profile_mode
-ffffffff82281be0 t smu7_set_power_profile_mode
-ffffffff82281e40 t smu7_odn_edit_dpm_table
-ffffffff82281ff0 t phm_add_voltage
-ffffffff82282100 t smu7_get_profiling_clk
-ffffffff822822c0 t smu7_check_dpm_table_updated
-ffffffff82282410 t smu7_odn_initial_default_setting
-ffffffff82282540 t smu7_set_dpm_event_sources
-ffffffff82282660 t smu7_get_pp_table_entry_callback_func_v0
-ffffffff82282b60 t smu7_get_pp_table_entry_callback_func_v1
-ffffffff82284000 T smu7_enable_didt_config
-ffffffff822843c0 t smu7_program_pt_config_registers
-ffffffff822845b0 t smu7_enable_didt
-ffffffff822847a0 T smu7_disable_didt_config
-ffffffff82284860 T smu7_enable_smc_cac
-ffffffff822848f0 T smu7_disable_smc_cac
-ffffffff82284980 T smu7_set_power_limit
-ffffffff822849e0 T smu7_enable_power_containment
-ffffffff82284b70 T smu7_disable_power_containment
-ffffffff82284c90 T smu7_power_control_set_level
-ffffffff82285000 T smu7_fan_ctrl_get_fan_speed_info
-ffffffff82285080 T smu7_fan_ctrl_get_fan_speed_pwm
-ffffffff82285140 T smu7_fan_ctrl_get_fan_speed_rpm
-ffffffff822851f0 T smu7_fan_ctrl_set_static_mode
-ffffffff82285320 T smu7_fan_ctrl_set_default_mode
-ffffffff82285400 T smu7_fan_ctrl_start_smc_fan_control
-ffffffff82285530 T smu7_fan_ctrl_stop_smc_fan_control
-ffffffff82285550 T smu7_fan_ctrl_set_fan_speed_pwm
-ffffffff82285740 T smu7_fan_ctrl_reset_fan_speed_to_default
-ffffffff82285930 T smu7_fan_ctrl_set_fan_speed_rpm
-ffffffff82285b10 T smu7_thermal_get_temperature
-ffffffff82285b70 T smu7_thermal_disable_alert
-ffffffff82285c10 T smu7_thermal_stop_thermal_controller
-ffffffff82285d90 T smu7_start_thermal_controller
-ffffffff82286140 T smu7_thermal_ctrl_uninitialize_thermal_controller
-ffffffff82287000 T smu8_init_function_pointers
-ffffffff82287040 t smu8_hwmgr_backend_init
-ffffffff82287520 t smu8_hwmgr_backend_fini
-ffffffff822875a0 t smu8_setup_asic_task
-ffffffff82287ac0 t smu8_get_power_state_size
-ffffffff82287af0 t smu8_apply_state_adjust_rules
-ffffffff82287c40 t smu8_dpm_force_dpm_level
-ffffffff82287f40 t smu8_enable_dpm_tasks
-ffffffff82288090 t smu8_disable_dpm_tasks
-ffffffff82288170 t smu8_dpm_patch_boot_state
-ffffffff822881d0 t smu8_dpm_get_pp_table_entry
-ffffffff82288230 t smu8_dpm_get_num_of_pp_table_entries
-ffffffff82288280 t smu8_dpm_powerdown_uvd
-ffffffff822882d0 t smu8_dpm_powergate_vce
-ffffffff822884a0 t smu8_dpm_powergate_uvd
-ffffffff822886d0 t smu8_dpm_powergate_acp
-ffffffff82288730 t smu8_dpm_get_mclk
-ffffffff82288760 t smu8_dpm_get_sclk
-ffffffff822887d0 t smu8_set_power_state_tasks
-ffffffff82288b20 t smu8_set_cpu_power_state
-ffffffff82288ba0 t smu8_store_cc6_data
-ffffffff82288c20 t smu8_get_dal_power_level
-ffffffff82288ca0 t smu8_get_performance_level
-ffffffff82288d90 t smu8_get_current_shallow_sleep_clocks
-ffffffff82288df0 t smu8_get_clock_by_type
-ffffffff82288f30 t smu8_get_max_high_clocks
-ffffffff82288ff0 t smu8_power_off_asic
-ffffffff82289070 t smu8_force_clock_level
-ffffffff822890e0 t smu8_print_clock_levels
-ffffffff822892b0 t smu8_read_sensor
-ffffffff822895b0 t smu8_notify_cac_buffer_info
-ffffffff82289660 t smu8_get_thermal_temperature_range
-ffffffff822896e0 t smu8_dpm_get_pp_table_entry_callback
-ffffffff8228a000 T smu9_baco_get_capability
-ffffffff8228a0d0 T smu9_baco_get_state
-ffffffff8228b000 T convert_to_vid
-ffffffff8228b050 T convert_to_vddc
-ffffffff8228b0a0 T phm_copy_clock_limits_array
-ffffffff8228b180 T phm_copy_overdrive_settings_limits_array
-ffffffff8228b260 T phm_set_field_to_u32
-ffffffff8228b2c0 T phm_wait_on_register
-ffffffff8228b3d0 T phm_wait_on_indirect_register
-ffffffff8228b500 T phm_wait_for_register_unequal
-ffffffff8228b600 T phm_wait_for_indirect_register_unequal
-ffffffff8228b730 T phm_cf_want_uvd_power_gating
-ffffffff8228b770 T phm_cf_want_vce_power_gating
-ffffffff8228b7b0 T phm_trim_voltage_table
-ffffffff8228b8e0 T phm_get_svi2_mvdd_voltage_table
-ffffffff8228ba70 T phm_get_svi2_vddci_voltage_table
-ffffffff8228bc00 T phm_get_svi2_vdd_voltage_table
-ffffffff8228bca0 T phm_trim_voltage_table_to_fit_state_table
-ffffffff8228bd80 T phm_reset_single_dpm_table
-ffffffff8228be50 T phm_setup_pcie_table_entry
-ffffffff8228be90 T phm_get_dpm_level_enable_mask_value
-ffffffff8228bfb0 T phm_get_voltage_index
-ffffffff8228c030 T phm_get_voltage_id
-ffffffff8228c0b0 T phm_find_closest_vddci
-ffffffff8228c110 T phm_find_boot_level
-ffffffff8228c180 T phm_get_sclk_for_voltage_evv
-ffffffff8228c230 T phm_initializa_dynamic_state_adjustment_rule_settings
-ffffffff8228c340 T phm_get_lowest_enabled_level
-ffffffff8228c380 T phm_apply_dal_min_voltage_request
-ffffffff8228c450 T phm_get_voltage_evv_on_sclk
-ffffffff8228c500 T phm_irq_process
-ffffffff8228c700 t orderly_poweroff
-ffffffff8228c710 T smu9_register_irq_handlers
-ffffffff8228c7c0 T smu_atom_get_data_table
-ffffffff8228c830 T smu_get_voltage_dependency_table_ppt_v1
-ffffffff8228c910 T smu_set_watermarks_for_clocks_ranges
-ffffffff8228d000 T tonga_baco_set_state
-ffffffff8228e000 T vega10_baco_set_state
-ffffffff8228f000 T vega10_enable_disable_vce_dpm
-ffffffff8228f090 T vega10_hwmgr_init
-ffffffff8228f0f0 t vega10_hwmgr_backend_init
-ffffffff8228fef0 t vega10_hwmgr_backend_fini
-ffffffff8228ff60 t vega10_setup_asic_task
-ffffffff82290090 t vega10_get_power_state_size
-ffffffff822900c0 t vega10_apply_state_adjust_rules
-ffffffff82290450 t vega10_dpm_force_dpm_level
-ffffffff82290980 t vega10_enable_dpm_tasks
-ffffffff822932f0 t vega10_disable_dpm_tasks
-ffffffff822938d0 t vega10_patch_boot_state
-ffffffff82293900 t vega10_get_pp_table_entry
-ffffffff82293970 t vega10_power_gate_vce
-ffffffff82293a10 t vega10_power_gate_uvd
-ffffffff82293ab0 t vega10_dpm_get_mclk
-ffffffff82293b50 t vega10_dpm_get_sclk
-ffffffff82293bf0 t vega10_set_power_state_tasks
-ffffffff82294680 t vega10_notify_smc_display_config_after_ps_adjustment
-ffffffff82294830 t vega10_display_configuration_changed_task
-ffffffff82294900 t vega10_set_fan_control_mode
-ffffffff82294970 t vega10_get_fan_control_mode
-ffffffff822949b0 t vega10_check_smc_update_required_for_display_configuration
-ffffffff82294a10 t vega10_check_states_equal
-ffffffff82294b70 t vega10_get_dal_power_level
-ffffffff82294bb0 t vega10_get_performance_level
-ffffffff82294c50 t vega10_get_clock_by_type_with_latency
-ffffffff82294e80 t vega10_get_clock_by_type_with_voltage
-ffffffff82294f60 t vega10_set_watermarks_for_clocks_ranges
-ffffffff82294fc0 t vega10_display_clock_voltage_request
-ffffffff82295040 t vega10_power_off_asic
-ffffffff822950b0 t vega10_force_clock_level
-ffffffff822951e0 t vega10_emit_clock_levels
-ffffffff82295350 t vega10_print_clock_levels
-ffffffff82295b30 t vega10_get_sclk_od
-ffffffff82295ba0 t vega10_set_sclk_od
-ffffffff82295ca0 t vega10_get_mclk_od
-ffffffff82295d10 t vega10_set_mclk_od
-ffffffff82295e00 t vega10_read_sensor
-ffffffff82296050 t vega10_avfs_enable
-ffffffff82296110 t vega10_notify_cac_buffer_info
-ffffffff822961c0 t vega10_get_thermal_temperature_range
-ffffffff822962a0 t vega10_get_power_profile_mode
-ffffffff822962e0 t vega10_set_power_profile_mode
-ffffffff82296400 t vega10_odn_edit_dpm_table
-ffffffff822969c0 t vega10_get_ppfeature_status
-ffffffff82296a40 t vega10_set_ppfeature_status
-ffffffff82296ae0 t vega10_set_mp1_state
-ffffffff82296b50 t vega10_disable_power_features_for_compute_performance
-ffffffff82296d40 t vega10_upload_dpm_bootup_level
-ffffffff82296e50 t vega10_upload_dpm_max_level
-ffffffff82296f30 t vega10_trim_voltage_table_to_fit_state_table
-ffffffff82297030 t vega10_odn_initial_default_setting
-ffffffff82297200 t vega10_populate_all_graphic_levels
-ffffffff82297400 t vega10_populate_all_memory_levels
-ffffffff82297560 t vega10_populate_single_gfx_level
-ffffffff822976b0 t vega10_populate_single_soc_level
-ffffffff82297800 t vega10_populate_single_memory_level
-ffffffff82297970 t vega10_get_pp_table_entry_callback_func
-ffffffff82297b90 t vega10_odn_update_power_state
-ffffffff82298000 T vega10_enable_didt_config
-ffffffff82299870 T vega10_disable_didt_config
-ffffffff82299ab0 T vega10_initialize_power_tune_defaults
-ffffffff82299be0 T vega10_set_power_limit
-ffffffff82299c30 T vega10_enable_power_containment
-ffffffff82299d50 T vega10_disable_power_containment
-ffffffff82299e20 T vega10_power_control_set_level
-ffffffff82299e80 t vega10_didt_set_mask
-ffffffff8229b000 t vega10_pp_tables_initialize
-ffffffff8229c9a0 t vega10_pp_tables_uninitialize
-ffffffff8229cb50 T vega10_get_number_of_powerplay_table_entries
-ffffffff8229cc00 T vega10_get_powerplay_table_entry
-ffffffff8229cd80 T vega10_baco_set_cap
-ffffffff8229d000 T vega10_fan_ctrl_get_fan_speed_info
-ffffffff8229d080 T vega10_fan_ctrl_get_fan_speed_pwm
-ffffffff8229d1a0 T vega10_fan_ctrl_get_fan_speed_rpm
-ffffffff8229d2a0 T vega10_fan_ctrl_set_static_mode
-ffffffff8229d550 T vega10_fan_ctrl_set_default_mode
-ffffffff8229d760 T vega10_fan_ctrl_start_smc_fan_control
-ffffffff8229d820 T vega10_fan_ctrl_stop_smc_fan_control
-ffffffff8229d8e0 T vega10_fan_ctrl_set_fan_speed_pwm
-ffffffff8229db00 T vega10_fan_ctrl_reset_fan_speed_to_default
-ffffffff8229dbc0 T vega10_fan_ctrl_set_fan_speed_rpm
-ffffffff8229dd90 T vega10_thermal_get_temperature
-ffffffff8229de20 T vega10_thermal_disable_alert
-ffffffff8229df30 T vega10_thermal_stop_thermal_controller
-ffffffff8229df90 T vega10_enable_mgpu_fan_boost
-ffffffff8229e0a0 T vega10_start_thermal_controller
-ffffffff8229e640 T vega10_thermal_ctrl_uninitialize_thermal_controller
-ffffffff8229f000 T vega12_baco_set_state
-ffffffff822a0000 T vega12_enable_disable_vce_dpm
-ffffffff822a0090 T vega12_hwmgr_init
-ffffffff822a00d0 t vega12_hwmgr_backend_init
-ffffffff822a0930 t vega12_hwmgr_backend_fini
-ffffffff822a0990 t vega12_setup_asic_task
-ffffffff822a09d0 t vega12_apply_clocks_adjust_rules
-ffffffff822a0dc0 t vega12_dpm_force_dpm_level
-ffffffff822a1210 t vega12_enable_dpm_tasks
-ffffffff822a1c80 t vega12_disable_dpm_tasks
-ffffffff822a1d80 t vega12_patch_boot_state
-ffffffff822a1db0 t vega12_power_gate_vce
-ffffffff822a1e60 t vega12_power_gate_uvd
-ffffffff822a1f10 t vega12_dpm_get_mclk
-ffffffff822a1f60 t vega12_dpm_get_sclk
-ffffffff822a1fb0 t vega12_notify_smc_display_config_after_ps_adjustment
-ffffffff822a2110 t vega12_pre_display_configuration_changed_task
-ffffffff822a21f0 t vega12_display_configuration_changed_task
-ffffffff822a22d0 t vega12_set_fan_control_mode
-ffffffff822a2330 t vega12_get_fan_control_mode
-ffffffff822a2370 t vega12_check_smc_update_required_for_display_configuration
-ffffffff822a23d0 t vega12_get_dal_power_level
-ffffffff822a2400 t vega12_get_performance_level
-ffffffff822a2430 t vega12_get_clock_by_type_with_latency
-ffffffff822a2710 t vega12_get_clock_by_type_with_voltage
-ffffffff822a2740 t vega12_set_watermarks_for_clocks_ranges
-ffffffff822a27c0 t vega12_display_clock_voltage_request
-ffffffff822a2840 t vega12_power_off_asic
-ffffffff822a28b0 t vega12_force_clock_level
-ffffffff822a2b00 t vega12_print_clock_levels
-ffffffff822a32f0 t vega12_gfx_off_control
-ffffffff822a3340 t vega12_read_sensor
-ffffffff822a3710 t vega12_notify_cac_buffer_info
-ffffffff822a37c0 t vega12_get_thermal_temperature_range
-ffffffff822a38a0 t vega12_get_ppfeature_status
-ffffffff822a3920 t vega12_set_ppfeature_status
-ffffffff822a39c0 t vega12_set_mp1_state
-ffffffff822a3a30 t vega12_get_gpu_metrics
-ffffffff822a3cc0 t vega12_upload_dpm_min_level
-ffffffff822a3f00 t vega12_upload_dpm_max_level
-ffffffff822a40d0 t vega12_setup_single_dpm_table
-ffffffff822a5000 t vega12_pp_tables_initialize
-ffffffff822a55f0 t vega12_pp_tables_uninitialize
-ffffffff822a6000 T vega12_fan_ctrl_get_fan_speed_info
-ffffffff822a6040 T vega12_fan_ctrl_get_fan_speed_rpm
-ffffffff822a60b0 T vega12_fan_ctrl_start_smc_fan_control
-ffffffff822a60e0 T vega12_fan_ctrl_stop_smc_fan_control
-ffffffff822a6110 T vega12_fan_ctrl_reset_fan_speed_to_default
-ffffffff822a6140 T vega12_thermal_get_temperature
-ffffffff822a61d0 T vega12_thermal_disable_alert
-ffffffff822a6260 T vega12_thermal_stop_thermal_controller
-ffffffff822a62f0 T vega12_start_thermal_controller
-ffffffff822a7000 T vega20_baco_get_capability
-ffffffff822a70c0 T vega20_baco_get_state
-ffffffff822a7150 T vega20_baco_set_state
-ffffffff822a7350 T vega20_baco_apply_vdci_flush_workaround
-ffffffff822a8000 T vega20_hwmgr_init
-ffffffff822a8040 t vega20_hwmgr_backend_init
-ffffffff822a8980 t vega20_hwmgr_backend_fini
-ffffffff822a89e0 t vega20_setup_asic_task
-ffffffff822a8ad0 t vega20_apply_clocks_adjust_rules
-ffffffff822a8fc0 t vega20_dpm_force_dpm_level
-ffffffff822a9730 t vega20_enable_dpm_tasks
-ffffffff822aaba0 t vega20_disable_dpm_tasks
-ffffffff822aad40 t vega20_power_gate_vce
-ffffffff822aae70 t vega20_power_gate_uvd
-ffffffff822aaf20 t vega20_dpm_get_mclk
-ffffffff822ab020 t vega20_dpm_get_sclk
-ffffffff822ab120 t vega20_notify_smc_display_config_after_ps_adjustment
-ffffffff822ab260 t vega20_pre_display_configuration_changed_task
-ffffffff822ab3c0 t vega20_display_configuration_changed_task
-ffffffff822ab4a0 t vega20_set_fan_control_mode
-ffffffff822ab510 t vega20_get_fan_control_mode
-ffffffff822ab550 t vega20_check_smc_update_required_for_display_configuration
-ffffffff822ab5b0 t vega20_get_dal_power_level
-ffffffff822ab5e0 t vega20_get_performance_level
-ffffffff822ab610 t vega20_get_clock_by_type_with_latency
-ffffffff822ab970 t vega20_get_clock_by_type_with_voltage
-ffffffff822ab9a0 t vega20_set_watermarks_for_clocks_ranges
-ffffffff822aba20 t vega20_display_clock_voltage_request
-ffffffff822abaa0 t vega20_power_off_asic
-ffffffff822abb10 t vega20_force_clock_level
-ffffffff822ac130 t vega20_print_clock_levels
-ffffffff822ad050 t vega20_get_sclk_od
-ffffffff822ad0c0 t vega20_set_sclk_od
-ffffffff822ad250 t vega20_get_mclk_od
-ffffffff822ad2c0 t vega20_set_mclk_od
-ffffffff822ad450 t vega20_read_sensor
-ffffffff822ad900 t vega20_notify_cac_buffer_info
-ffffffff822ad9b0 t vega20_get_thermal_temperature_range
-ffffffff822ada90 t vega20_get_power_profile_mode
-ffffffff822adbe0 t vega20_set_power_profile_mode
-ffffffff822adf80 t vega20_odn_edit_dpm_table
-ffffffff822ae450 t vega20_enable_mgpu_fan_boost
-ffffffff822ae4b0 t vega20_get_ppfeature_status
-ffffffff822ae530 t vega20_set_ppfeature_status
-ffffffff822ae630 t vega20_set_mp1_state
-ffffffff822ae6c0 t vega20_smu_i2c_bus_access
-ffffffff822ae750 t vega20_set_df_cstate
-ffffffff822ae7c0 t vega20_set_xgmi_pstate
-ffffffff822ae820 t vega20_get_gpu_metrics
-ffffffff822aeac0 t vega20_upload_dpm_min_level
-ffffffff822aed40 t vega20_upload_dpm_max_level
-ffffffff822aef70 t vega20_setup_single_dpm_table
-ffffffff822b0000 T vega20_set_power_limit
-ffffffff822b0050 T vega20_validate_power_level_request
-ffffffff822b0080 T vega20_power_control_set_level
-ffffffff822b1000 t vega20_pp_tables_initialize
-ffffffff822b1740 t vega20_pp_tables_uninitialize
-ffffffff822b2000 T vega20_fan_ctrl_stop_smc_fan_control
-ffffffff822b2090 T vega20_fan_ctrl_start_smc_fan_control
-ffffffff822b2120 T vega20_fan_ctrl_get_fan_speed_pwm
-ffffffff822b2240 T vega20_fan_ctrl_set_fan_speed_pwm
-ffffffff822b2430 t vega20_fan_ctrl_set_static_mode
-ffffffff822b25e0 T vega20_fan_ctrl_get_fan_speed_info
-ffffffff822b2620 T vega20_fan_ctrl_get_fan_speed_rpm
-ffffffff822b2680 T vega20_fan_ctrl_set_fan_speed_rpm
-ffffffff822b2820 T vega20_thermal_get_temperature
-ffffffff822b28b0 T vega20_thermal_disable_alert
-ffffffff822b2940 T vega20_thermal_stop_thermal_controller
-ffffffff822b29d0 T vega20_start_thermal_controller
-ffffffff822b3000 t ci_smu_init
-ffffffff822b3060 t ci_smu_fini
-ffffffff822b30c0 t ci_start_smu
-ffffffff822b30f0 t ci_send_msg_to_smc
-ffffffff822b3190 t ci_send_msg_to_smc_with_parameter
-ffffffff822b3240 t ci_update_smc_table
-ffffffff822b3490 t ci_process_firmware_header
-ffffffff822b39a0 t ci_update_sclk_threshold
-ffffffff822b3be0 t ci_thermal_setup_fan_table
-ffffffff822b3e60 t ci_init_smc_table
-ffffffff822b5910 t ci_populate_all_graphic_levels
-ffffffff822b5df0 t ci_populate_all_memory_levels
-ffffffff822b66f0 t ci_initialize_mc_reg_table
-ffffffff822b7270 t ci_get_offsetof
-ffffffff822b72c0 t ci_get_mac_definition
-ffffffff822b7300 t ci_is_dpm_running
-ffffffff822b7380 t ci_update_dpm_settings
-ffffffff822b7780 t ci_stop_smc
-ffffffff822b7840 t ci_copy_bytes_to_smc
-ffffffff822b7b10 t ci_program_memory_timing_parameters
-ffffffff822b7cd0 t ci_populate_smc_voltage_table
-ffffffff822b8000 t fiji_smu_init
-ffffffff822b8090 t fiji_start_smu
-ffffffff822b8580 t fiji_update_smc_table
-ffffffff822b8730 t fiji_process_firmware_header
-ffffffff822b8880 t fiji_update_sclk_threshold
-ffffffff822b8950 t fiji_thermal_setup_fan_table
-ffffffff822b8bf0 t fiji_thermal_avfs_enable
-ffffffff822b8c40 t fiji_init_smc_table
-ffffffff822ba630 t fiji_populate_all_graphic_levels
-ffffffff822babd0 t fiji_populate_all_memory_levels
-ffffffff822baf80 t fiji_initialize_mc_reg_table
-ffffffff822bb100 t fiji_get_offsetof
-ffffffff822bb190 t fiji_get_mac_definition
-ffffffff822bb1f0 t fiji_is_dpm_running
-ffffffff822bb240 t fiji_is_hw_avfs_present
-ffffffff822bb2b0 t fiji_update_dpm_settings
-ffffffff822bb6b0 t fiji_program_memory_timing_parameters
-ffffffff822bb880 t fiji_get_dependency_volt_by_clk
-ffffffff822bc000 t iceland_smu_init
-ffffffff822bc090 t iceland_start_smu
-ffffffff822bc3f0 t iceland_request_smu_load_specific_fw
-ffffffff822bc420 t iceland_process_firmware_header
-ffffffff822bc590 t iceland_update_sclk_threshold
-ffffffff822bc7d0 t iceland_thermal_setup_fan_table
-ffffffff822bca50 t iceland_init_smc_table
-ffffffff822bdc90 t iceland_populate_all_graphic_levels
-ffffffff822be240 t iceland_populate_all_memory_levels
-ffffffff822beab0 t iceland_initialize_mc_reg_table
-ffffffff822bf630 t iceland_get_offsetof
-ffffffff822bf6b0 t iceland_get_mac_definition
-ffffffff822bf710 t iceland_is_dpm_running
-ffffffff822bf760 t iceland_program_memory_timing_parameters
-ffffffff822bf920 t iceland_populate_smc_voltage_table
-ffffffff822c0000 t polaris10_smu_init
-ffffffff822c0090 t polaris10_start_smu
-ffffffff822c0640 t polaris10_update_smc_table
-ffffffff822c08b0 t polaris10_process_firmware_header
-ffffffff822c0a00 t polaris10_update_sclk_threshold
-ffffffff822c0ae0 t polaris10_thermal_setup_fan_table
-ffffffff822c0d90 t polaris10_thermal_avfs_enable
-ffffffff822c0e20 t polaris10_init_smc_table
-ffffffff822c2e20 t polaris10_populate_all_graphic_levels
-ffffffff822c3620 t polaris10_populate_all_memory_levels
-ffffffff822c3970 t polaris10_initialize_mc_reg_table
-ffffffff822c39e0 t polaris10_get_offsetof
-ffffffff822c3a70 t polaris10_get_mac_definition
-ffffffff822c3ad0 t polaris10_is_dpm_running
-ffffffff822c3b20 t polaris10_is_hw_avfs_present
-ffffffff822c3b70 t polaris10_update_dpm_settings
-ffffffff822c3f70 t polaris10_program_memory_timing_parameters
-ffffffff822c4140 t polaris10_get_dependency_volt_by_clk
-ffffffff822c4310 t polaris10_calculate_sclk_params
-ffffffff822c5000 t smu10_smu_init
-ffffffff822c5130 t smu10_smu_fini
-ffffffff822c51c0 t smu10_start_smu
-ffffffff822c5270 t smu10_read_arg_from_smc
-ffffffff822c52d0 t smu10_send_msg_to_smc
-ffffffff822c5520 t smu10_send_msg_to_smc_with_parameter
-ffffffff822c57c0 t smu10_smc_table_manager
-ffffffff822c6000 T smu7_copy_bytes_from_smc
-ffffffff822c6250 T smu7_read_smc_sram_dword
-ffffffff822c6340 T smu7_copy_bytes_to_smc
-ffffffff822c6640 T smu7_program_jump_on_start
-ffffffff822c6690 T smu7_is_smc_ram_running
-ffffffff822c6710 T smu7_send_msg_to_smc
-ffffffff822c67d0 T smu7_send_msg_to_smc_with_parameter
-ffffffff822c68c0 T smu7_get_argument
-ffffffff822c68e0 T smu7_send_msg_to_smc_offset
-ffffffff822c6900 T smu7_convert_fw_type_to_cgs
-ffffffff822c69d0 T smu7_write_smc_sram_dword
-ffffffff822c6ac0 T smu7_request_smu_load_fw
-ffffffff822c7420 T smu7_check_fw_load_finish
-ffffffff822c7480 T smu7_reload_firmware
-ffffffff822c74a0 T smu7_upload_smu_firmware_image
-ffffffff822c7640 T smu7_setup_pwr_virus
-ffffffff822c7a00 T smu7_init
-ffffffff822c7b20 T smu7_smu_fini
-ffffffff822c8000 t smu8_smu_init
-ffffffff822c82c0 t smu8_smu_fini
-ffffffff822c8360 t smu8_start_smu
-ffffffff822c9430 t smu8_check_fw_load_finish
-ffffffff822c9520 t smu8_get_argument
-ffffffff822c9570 t smu8_send_msg_to_smc
-ffffffff822c9580 t smu8_send_msg_to_smc_with_parameter
-ffffffff822c9780 t smu8_download_pptable_settings
-ffffffff822c9860 t smu8_upload_pptable_settings
-ffffffff822c9930 t smu8_is_dpm_running
-ffffffff822ca000 T smu9_is_smc_ram_running
-ffffffff822ca050 T smu9_send_msg_to_smc
-ffffffff822ca190 t smu9_wait_for_response
-ffffffff822ca290 t smu9_send_msg_to_smc_without_waiting
-ffffffff822ca330 T smu9_send_msg_to_smc_with_parameter
-ffffffff822ca520 T smu9_get_argument
-ffffffff822cb000 T smum_thermal_avfs_enable
-ffffffff822cb050 T smum_thermal_setup_fan_table
-ffffffff822cb090 T smum_update_sclk_threshold
-ffffffff822cb0d0 T smum_update_smc_table
-ffffffff822cb110 T smum_get_offsetof
-ffffffff822cb160 T smum_process_firmware_header
-ffffffff822cb1a0 T smum_get_mac_definition
-ffffffff822cb1f0 T smum_download_powerplay_table
-ffffffff822cb230 T smum_upload_powerplay_table
-ffffffff822cb270 T smum_send_msg_to_smc
-ffffffff822cb330 T smum_send_msg_to_smc_with_parameter
-ffffffff822cb400 T smum_init_smc_table
-ffffffff822cb450 T smum_populate_all_graphic_levels
-ffffffff822cb4a0 T smum_populate_all_memory_levels
-ffffffff822cb4f0 T smum_initialize_mc_reg_table
-ffffffff822cb540 T smum_is_dpm_running
-ffffffff822cb590 T smum_is_hw_avfs_present
-ffffffff822cb5e0 T smum_update_dpm_settings
-ffffffff822cb630 T smum_smc_table_manager
-ffffffff822cb680 T smum_stop_smc
-ffffffff822cc000 t tonga_smu_init
-ffffffff822cc090 t tonga_start_smu
-ffffffff822cc420 t tonga_update_smc_table
-ffffffff822cc5c0 t tonga_process_firmware_header
-ffffffff822cc700 t tonga_update_sclk_threshold
-ffffffff822cc940 t tonga_thermal_setup_fan_table
-ffffffff822ccbc0 t tonga_init_smc_table
-ffffffff822cea10 t tonga_populate_all_graphic_levels
-ffffffff822ceff0 t tonga_populate_all_memory_levels
-ffffffff822cf6d0 t tonga_initialize_mc_reg_table
-ffffffff822d0250 t tonga_get_offsetof
-ffffffff822d02e0 t tonga_get_mac_definition
-ffffffff822d0340 t tonga_is_dpm_running
-ffffffff822d0390 t tonga_update_dpm_settings
-ffffffff822d0790 t tonga_program_memory_timing_parameters
-ffffffff822d0950 t tonga_get_dependency_volt_by_clk
-ffffffff822d1000 T vega10_enable_smc_features
-ffffffff822d1040 T vega10_get_enabled_smc_features
-ffffffff822d10a0 t vega10_smu_init
-ffffffff822d13f0 t vega10_smu_fini
-ffffffff822d14d0 t vega10_start_smu
-ffffffff822d1610 t vega10_is_dpm_running
-ffffffff822d1660 t vega10_smc_table_manager
-ffffffff822d2000 T vega12_enable_smc_features
-ffffffff822d20d0 T vega12_get_enabled_smc_features
-ffffffff822d2190 t vega12_smu_init
-ffffffff822d2530 t vega12_smu_fini
-ffffffff822d2640 t vega12_start_smu
-ffffffff822d26f0 t vega12_is_dpm_running
-ffffffff822d2790 t vega12_smc_table_manager
-ffffffff822d3000 T vega20_is_smc_ram_running
-ffffffff822d3050 T vega20_set_activity_monitor_coeff
-ffffffff822d3160 T vega20_get_activity_monitor_coeff
-ffffffff822d32b0 T vega20_enable_smc_features
-ffffffff822d3380 T vega20_get_enabled_smc_features
-ffffffff822d3450 T vega20_set_pptable_driver_address
-ffffffff822d34f0 t vega20_smu_init
-ffffffff822d38b0 t vega20_smu_fini
-ffffffff822d39b0 t vega20_start_smu
-ffffffff822d3a90 t vega20_get_argument
-ffffffff822d3af0 t vega20_send_msg_to_smc
-ffffffff822d3d40 t vega20_send_msg_to_smc_with_parameter
-ffffffff822d3fe0 t vega20_is_dpm_running
-ffffffff822d4080 t vega20_smc_table_manager
-ffffffff822d5000 t vegam_smu_init
-ffffffff822d5090 t vegam_start_smu
-ffffffff822d5460 t vegam_update_smc_table
-ffffffff822d56d0 t vegam_process_firmware_header
-ffffffff822d5820 t vegam_update_sclk_threshold
-ffffffff822d5900 t vegam_thermal_setup_fan_table
-ffffffff822d5960 t vegam_thermal_avfs_enable
-ffffffff822d59f0 t vegam_init_smc_table
-ffffffff822d72d0 t vegam_populate_all_graphic_levels
-ffffffff822d7a10 t vegam_populate_all_memory_levels
-ffffffff822d7d50 t vegam_get_offsetof
-ffffffff822d7de0 t vegam_get_mac_definition
-ffffffff822d7e40 t vegam_is_dpm_running
-ffffffff822d7e90 t vegam_is_hw_avfs_present
-ffffffff822d7ee0 t vegam_program_memory_timing_parameters
-ffffffff822d8100 t vegam_get_dependency_volt_by_clk
-ffffffff822d82e0 t vegam_calculate_sclk_params
-ffffffff822d9000 T smu_set_residency_gfxoff
-ffffffff822d9050 T smu_get_residency_gfxoff
-ffffffff822d90a0 T smu_get_entrycount_gfxoff
-ffffffff822d90f0 T smu_get_status_gfxoff
-ffffffff822d9150 T smu_set_soft_freq_range
-ffffffff822d9190 T smu_get_dpm_freq_range
-ffffffff822d91e0 T smu_set_gfx_power_up_by_imu
-ffffffff822d9280 T is_support_sw_smu
-ffffffff822d92c0 T is_support_cclk_dpm
-ffffffff822d9320 T smu_allow_xgmi_power_down
-ffffffff822d93e0 T smu_write_watermarks_table
-ffffffff822d9450 T smu_set_ac_dc
-ffffffff822d9550 t smu_early_init
-ffffffff822d97b0 t smu_late_init
-ffffffff822d9f60 t smu_sw_init
-ffffffff822da7a0 t smu_sw_fini
-ffffffff822da9f0 t smu_hw_init
-ffffffff822dae30 t smu_hw_fini
-ffffffff822daf30 t smu_late_fini
-ffffffff822daf50 t smu_suspend
-ffffffff822db020 t smu_resume
-ffffffff822db290 t smu_set_clockgating_state
-ffffffff822db2c0 t smu_set_powergating_state
-ffffffff822db2f0 T smu_get_power_limit
-ffffffff822db440 T smu_mode1_reset_is_support
-ffffffff822db490 T smu_mode2_reset_is_support
-ffffffff822db4e0 T smu_mode1_reset
-ffffffff822db530 T smu_handle_passthrough_sbr
-ffffffff822db580 T smu_get_ecc_info
-ffffffff822db5d0 T smu_wait_for_event
-ffffffff822db620 T smu_stb_collect_info
-ffffffff822db680 T amdgpu_smu_stb_debug_fs_init
-ffffffff822db6b0 T smu_send_hbm_bad_pages_num
-ffffffff822db700 T smu_send_hbm_bad_channel_flag
-ffffffff822db750 t smu_set_fan_control_mode
-ffffffff822db810 t smu_get_fan_control_mode
-ffffffff822db890 t smu_set_fan_speed_pwm
-ffffffff822db940 t smu_get_fan_speed_pwm
-ffffffff822db9a0 t smu_force_ppclk_levels
-ffffffff822dbac0 t smu_print_ppclk_levels
-ffffffff822dbb30 t smu_emit_ppclk_levels
-ffffffff822dbba0 t smu_force_performance_level
-ffffffff822dbe40 t smu_read_sensor
-ffffffff822dc040 t smu_get_performance_level
-ffffffff822dc0b0 t smu_get_current_power_state
-ffffffff822dc110 t smu_get_fan_speed_rpm
-ffffffff822dc170 t smu_set_fan_speed_rpm
-ffffffff822dc220 t smu_get_power_num_states
-ffffffff822dc2a0 t smu_sys_get_pp_table
-ffffffff822dc310 t smu_sys_set_pp_table
-ffffffff822dc500 t smu_switch_power_profile
-ffffffff822dc610 t smu_handle_dpm_task
-ffffffff822dc6c0 t smu_load_microcode
-ffffffff822dc7b0 t smu_dpm_set_power_gate
-ffffffff822dcb30 t smu_set_power_limit
-ffffffff822dcc60 t smu_get_power_profile_mode
-ffffffff822dccc0 t smu_set_power_profile_mode
-ffffffff822dcd20 t smu_od_edit_dpm_table
-ffffffff822dcd80 t smu_set_mp1_state
-ffffffff822dcde0 t smu_gfx_state_change_set
-ffffffff822dce20 t smu_get_sclk
-ffffffff822dcea0 t smu_get_mclk
-ffffffff822dcf20 t smu_display_configuration_change
-ffffffff822dcfb0 t smu_get_clock_by_type_with_latency
-ffffffff822dd070 t smu_display_clock_voltage_request
-ffffffff822dd0d0 t smu_enable_mgpu_fan_boost
-ffffffff822dd130 t smu_set_display_count
-ffffffff822dd1a0 t smu_set_deep_sleep_dcefclk
-ffffffff822dd210 t smu_get_baco_capability
-ffffffff822dd270 t smu_baco_set_state
-ffffffff822dd350 t smu_sys_get_pp_feature_mask
-ffffffff822dd3c0 t smu_sys_set_pp_feature_mask
-ffffffff822dd430 t smu_mode2_reset
-ffffffff822dd4e0 t smu_set_df_cstate
-ffffffff822dd5a0 t smu_set_xgmi_pstate
-ffffffff822dd650 t smu_sys_get_gpu_metrics
-ffffffff822dd6b0 t smu_set_watermarks_for_clock_ranges
-ffffffff822dd730 t smu_display_disable_memory_clock_switch
-ffffffff822dd790 t smu_get_max_sustainable_clocks_by_dc
-ffffffff822dd7f0 t smu_get_uclk_dpm_states
-ffffffff822dd850 t smu_get_dpm_clock_table
-ffffffff822dd8b0 t smu_get_prv_buffer_details
-ffffffff822dd920 t smu_adjust_power_state_dynamic
-ffffffff822ddb80 t smu_throttling_logging_work_fn
-ffffffff822ddbd0 t smu_interrupt_work_fn
-ffffffff822ddc20 t smu_smc_hw_setup
-ffffffff822de580 t smu_smc_hw_cleanup
-ffffffff822df000 T arcturus_set_ppt_funcs
-ffffffff822df050 t arcturus_run_btc
-ffffffff822df100 t arcturus_get_allowed_feature_mask
-ffffffff822df150 t arcturus_set_default_dpm_table
-ffffffff822df360 t arcturus_populate_umd_state_clk
-ffffffff822df420 t arcturus_print_clk_levels
-ffffffff822df670 t arcturus_force_clk_levels
-ffffffff822df8b0 t arcturus_get_power_profile_mode
-ffffffff822dfb40 t arcturus_set_power_profile_mode
-ffffffff822dfe30 t arcturus_dpm_set_vcn_enable
-ffffffff822dff00 t arcturus_read_sensor
-ffffffff822e00e0 t arcturus_is_dpm_running
-ffffffff822e0130 t arcturus_get_fan_speed_pwm
-ffffffff822e0270 t arcturus_get_fan_speed_rpm
-ffffffff822e0380 t arcturus_get_thermal_temperature_range
-ffffffff822e0470 t arcturus_set_performance_level
-ffffffff822e0580 t arcturus_dump_pptable
-ffffffff822e05b0 t arcturus_get_power_limit
-ffffffff822e06c0 t arcturus_set_df_cstate
-ffffffff822e07e0 t arcturus_allow_xgmi_power_down
-ffffffff822e08e0 t arcturus_i2c_control_init
-ffffffff822e0a10 t arcturus_i2c_control_fini
-ffffffff822e0a50 t arcturus_get_unique_id
-ffffffff822e0b70 t arcturus_init_smc_tables
-ffffffff822e0ce0 t arcturus_setup_pptable
-ffffffff822e0e20 t arcturus_set_fan_speed_pwm
-ffffffff822e0fc0 t arcturus_set_fan_speed_rpm
-ffffffff822e10e0 t arcturus_log_thermal_throttling_event
-ffffffff822e14e0 t arcturus_get_gpu_metrics
-ffffffff822e16f0 t arcturus_get_fan_parameters
-ffffffff822e1730 t arcturus_get_current_clk_freq_by_table
-ffffffff822e1870 t arcturus_get_smu_metrics_data
-ffffffff822e1ae0 t arcturus_upload_dpm_level
-ffffffff822e1bd0 t arcturus_i2c_xfer
-ffffffff822e1e90 t arcturus_i2c_func
-ffffffff822e1ec0 t arcturus_set_fan_static_mode
-ffffffff822e3000 T cyan_skillfish_set_ppt_funcs
-ffffffff822e3030 t cyan_skillfish_print_clk_levels
-ffffffff822e3150 t cyan_skillfish_od_edit_dpm_table
-ffffffff822e3440 t cyan_skillfish_read_sensor
-ffffffff822e35f0 t cyan_skillfish_is_dpm_running
-ffffffff822e3690 t cyan_skillfish_init_smc_tables
-ffffffff822e3770 t cyan_skillfish_get_enabled_mask
-ffffffff822e37b0 t cyan_skillfish_get_dpm_ultimate_freq
-ffffffff822e3870 t cyan_skillfish_get_gpu_metrics
-ffffffff822e3b10 t cyan_skillfish_get_smu_metrics_data
-ffffffff822e4000 T navi10_set_ppt_funcs
-ffffffff822e4050 t navi10_run_btc
-ffffffff822e40d0 t navi10_get_allowed_feature_mask
-ffffffff822e43a0 t navi10_set_default_dpm_table
-ffffffff822e4810 t navi10_populate_umd_state_clk
-ffffffff822e4990 t navi10_print_clk_levels
-ffffffff822e4b20 t navi10_emit_clk_levels
-ffffffff822e4d60 t navi10_force_clk_levels
-ffffffff822e4e90 t navi10_od_edit_dpm_table
-ffffffff822e5510 t navi10_get_clock_by_type_with_latency
-ffffffff822e5610 t navi10_get_power_profile_mode
-ffffffff822e5860 t navi10_set_power_profile_mode
-ffffffff822e5b30 t navi10_dpm_set_vcn_enable
-ffffffff822e5bc0 t navi10_dpm_set_jpeg_enable
-ffffffff822e5c40 t navi10_read_sensor
-ffffffff822e5dc0 t navi10_pre_display_config_changed
-ffffffff822e5e60 t navi10_display_config_changed
-ffffffff822e5ee0 t navi10_notify_smc_display_config
-ffffffff822e6070 t navi10_is_dpm_running
-ffffffff822e60c0 t navi10_get_fan_speed_rpm
-ffffffff822e6160 t navi10_set_watermarks_table
-ffffffff822e6310 t navi10_get_thermal_temperature_range
-ffffffff822e6400 t navi10_get_uclk_dpm_states
-ffffffff822e6510 t navi10_set_default_od_settings
-ffffffff822e6770 t navi10_display_disable_memory_clock_switch
-ffffffff822e67f0 t navi10_get_power_limit
-ffffffff822e6910 t navi10_update_pcie_parameters
-ffffffff822e6a70 t navi10_i2c_control_init
-ffffffff822e6ba0 t navi10_i2c_control_fini
-ffffffff822e6be0 t navi10_init_smc_tables
-ffffffff822e6e10 t navi10_setup_pptable
-ffffffff822e7030 t navi10_baco_enter
-ffffffff822e7080 t navi10_baco_exit
-ffffffff822e7180 t navi1x_get_gpu_metrics
-ffffffff822e7b20 t navi10_enable_mgpu_fan_boost
-ffffffff822e7ba0 t navi10_get_fan_parameters
-ffffffff822e7be0 t navi10_post_smu_init
-ffffffff822e7ed0 t navi10_get_default_config_table_settings
-ffffffff822e7f20 t navi10_set_config_table
-ffffffff822e7fd0 t navi1x_get_smu_metrics_data
-ffffffff822e8430 t navi10_get_smu_metrics_data
-ffffffff822e8660 t navi10_i2c_xfer
-ffffffff822e8920 t navi10_i2c_func
-ffffffff822e8950 t navi10_umc_hybrid_cdr_workaround
-ffffffff822e9000 T sienna_cichlid_set_ppt_funcs
-ffffffff822e9050 t sienna_cichlid_run_btc
-ffffffff822e90d0 t sienna_cichlid_get_allowed_feature_mask
-ffffffff822e9350 t sienna_cichlid_set_default_dpm_table
-ffffffff822e9920 t sienna_cichlid_populate_umd_state_clk
-ffffffff822e99e0 t sienna_cichlid_print_clk_levels
-ffffffff822e9bc0 t sienna_cichlid_force_clk_levels
-ffffffff822e9cf0 t sienna_cichlid_od_edit_dpm_table
-ffffffff822ea290 t sienna_cichlid_restore_user_od_settings
-ffffffff822ea320 t sienna_cichlid_get_power_profile_mode
-ffffffff822ea570 t sienna_cichlid_set_power_profile_mode
-ffffffff822ea840 t sienna_cichlid_dpm_set_vcn_enable
-ffffffff822ea900 t sienna_cichlid_dpm_set_jpeg_enable
-ffffffff822ea980 t sienna_cichlid_read_sensor
-ffffffff822eac80 t sienna_cichlid_pre_display_config_changed
-ffffffff822eacb0 t sienna_cichlid_display_config_changed
-ffffffff822ead10 t sienna_cichlid_notify_smc_display_config
-ffffffff822eaea0 t sienna_cichlid_is_dpm_running
-ffffffff822eaef0 t sienna_cichlid_get_fan_speed_rpm
-ffffffff822eb000 t sienna_cichlid_set_watermarks_table
-ffffffff822eb1a0 t sienna_cichlid_get_thermal_temperature_range
-ffffffff822eb270 t sienna_cichlid_get_uclk_dpm_states
-ffffffff822eb390 t sienna_cichlid_set_default_od_settings
-ffffffff822eb540 t sienna_cichlid_display_disable_memory_clock_switch
-ffffffff822eb5c0 t sienna_cichlid_dump_pptable
-ffffffff822eb5f0 t sienna_cichlid_get_power_limit
-ffffffff822eb6c0 t sienna_cichlid_update_pcie_parameters
-ffffffff822eb820 t sienna_cichlid_i2c_control_init
-ffffffff822eb950 t sienna_cichlid_i2c_control_fini
-ffffffff822eb990 t sienna_cichlid_get_unique_id
-ffffffff822ebae0 t sienna_cichlid_init_smc_tables
-ffffffff822ebe00 t sienna_cichlid_set_mp1_state
-ffffffff822ebe40 t sienna_cichlid_setup_pptable
-ffffffff822ec2b0 t sienna_cichlid_system_features_control
-ffffffff822ec340 t sienna_cichlid_baco_enter
-ffffffff822ec390 t sienna_cichlid_baco_exit
-ffffffff822ec490 t sienna_cichlid_is_mode1_reset_supported
-ffffffff822ec510 t sienna_cichlid_is_mode2_reset_supported
-ffffffff822ec540 t sienna_cichlid_mode2_reset
-ffffffff822ec670 t sienna_cichlid_get_dpm_ultimate_freq
-ffffffff822ec690 t sienna_cichlid_get_gpu_metrics
-ffffffff822ecb10 t sienna_cichlid_enable_mgpu_fan_boost
-ffffffff822ecb60 t sienna_cichlid_get_fan_parameters
-ffffffff822ecba0 t sienna_cichlid_gpo_control
-ffffffff822ecc50 t sienna_cichlid_get_ecc_info
-ffffffff822ecd40 t sienna_cichlid_stb_get_data_direct
-ffffffff822ecde0 t sienna_cichlid_get_default_config_table_settings
-ffffffff822ece50 t sienna_cichlid_set_config_table
-ffffffff822ecf20 t sienna_cichlid_get_smu_metrics_data
-ffffffff822ed360 t sienna_cichlid_get_throttler_status_locked
-ffffffff822ed4e0 t sienna_cichlid_get_smartshift_power_percentage
-ffffffff822ed610 t sienna_cichlid_i2c_xfer
-ffffffff822ed8c0 t sienna_cichlid_i2c_func
-ffffffff822ee000 T smu_v11_0_init_microcode
-ffffffff822ee2b0 T smu_v11_0_fini_microcode
-ffffffff822ee330 T smu_v11_0_load_microcode
-ffffffff822ee480 T smu_v11_0_check_fw_status
-ffffffff822ee4d0 T smu_v11_0_check_fw_version
-ffffffff822ee680 T smu_v11_0_setup_pptable
-ffffffff822ee7b0 T smu_v11_0_init_smc_tables
-ffffffff822ee910 T smu_v11_0_fini_smc_tables
-ffffffff822eeb40 T smu_v11_0_init_power
-ffffffff822eebd0 T smu_v11_0_fini_power
-ffffffff822eec30 T smu_v11_0_get_vbios_bootup_values
-ffffffff822eef90 T smu_v11_0_notify_memory_pool_location
-ffffffff822ef080 T smu_v11_0_set_min_deep_sleep_dcefclk
-ffffffff822ef100 T smu_v11_0_set_driver_table_location
-ffffffff822ef170 T smu_v11_0_set_tool_table_location
-ffffffff822ef1e0 T smu_v11_0_init_display_count
-ffffffff822ef240 T smu_v11_0_set_allowed_mask
-ffffffff822ef310 T smu_v11_0_system_features_control
-ffffffff822ef330 T smu_v11_0_notify_display_change
-ffffffff822ef3a0 T smu_v11_0_init_max_sustainable_clocks
-ffffffff822ef610 t smu_v11_0_get_max_sustainable_clock
-ffffffff822ef730 T smu_v11_0_get_current_power_limit
-ffffffff822ef800 T smu_v11_0_set_power_limit
-ffffffff822ef940 T smu_v11_0_interrupt_work
-ffffffff822ef9c0 T smu_v11_0_enable_thermal_alert
-ffffffff822efa60 T smu_v11_0_disable_thermal_alert
-ffffffff822efa80 T smu_v11_0_get_gfx_vdd
-ffffffff822efb40 T smu_v11_0_display_clock_voltage_request
-ffffffff822efc80 T smu_v11_0_set_hard_freq_limited_range
-ffffffff822efd60 T smu_v11_0_gfx_off_control
-ffffffff822efdd0 T smu_v11_0_get_fan_control_mode
-ffffffff822efe20 T smu_v11_0_set_fan_speed_pwm
-ffffffff822effc0 t smu_v11_0_set_fan_static_mode
-ffffffff822f0170 T smu_v11_0_set_fan_speed_rpm
-ffffffff822f0290 T smu_v11_0_get_fan_speed_pwm
-ffffffff822f03d0 T smu_v11_0_get_fan_speed_rpm
-ffffffff822f04d0 T smu_v11_0_set_fan_control_mode
-ffffffff822f0670 T smu_v11_0_set_xgmi_pstate
-ffffffff822f0690 T smu_v11_0_register_irq_handler
-ffffffff822f0750 T smu_v11_0_get_max_sustainable_clocks_by_dc
-ffffffff822f07e0 T smu_v11_0_set_azalia_d3_pme
-ffffffff822f0800 T smu_v11_0_baco_set_armd3_sequence
-ffffffff822f0820 T smu_v11_0_baco_is_support
-ffffffff822f08b0 T smu_v11_0_baco_get_state
-ffffffff822f08e0 T smu_v11_0_baco_set_state
-ffffffff822f0b90 T smu_v11_0_baco_enter
-ffffffff822f0c80 T smu_v11_0_baco_exit
-ffffffff822f0d20 T smu_v11_0_mode1_reset
-ffffffff822f0da0 T smu_v11_0_handle_passthrough_sbr
-ffffffff822f0dc0 T smu_v11_0_get_dpm_ultimate_freq
-ffffffff822f0f00 T smu_v11_0_set_soft_freq_limited_range
-ffffffff822f0fe0 T smu_v11_0_set_performance_level
-ffffffff822f1330 T smu_v11_0_set_power_source
-ffffffff822f1390 T smu_v11_0_get_dpm_freq_by_index
-ffffffff822f1440 T smu_v11_0_get_dpm_level_count
-ffffffff822f14e0 T smu_v11_0_set_single_dpm_table
-ffffffff822f16c0 T smu_v11_0_get_dpm_level_range
-ffffffff822f1820 T smu_v11_0_get_current_pcie_link_width_level
-ffffffff822f1870 T smu_v11_0_get_current_pcie_link_width
-ffffffff822f18d0 T smu_v11_0_get_current_pcie_link_speed_level
-ffffffff822f1920 T smu_v11_0_get_current_pcie_link_speed
-ffffffff822f1980 T smu_v11_0_gfx_ulv_control
-ffffffff822f19f0 T smu_v11_0_deep_sleep_control
-ffffffff822f1ba0 T smu_v11_0_restore_user_od_settings
-ffffffff822f1c30 T smu_v11_0_set_smu_mailbox_registers
-ffffffff822f1ca0 t smu_v11_0_set_irq_state
-ffffffff822f2220 t smu_v11_0_irq_process
-ffffffff822f2520 t orderly_poweroff
-ffffffff822f3000 T vangogh_set_ppt_funcs
-ffffffff822f3040 t vangogh_set_default_dpm_tables
-ffffffff822f3070 t vangogh_common_print_clk_levels
-ffffffff822f34c0 t vangogh_force_clk_levels
-ffffffff822f36f0 t vangogh_od_edit_dpm_table
-ffffffff822f3c50 t vangogh_get_power_profile_mode
-ffffffff822f3d20 t vangogh_set_power_profile_mode
-ffffffff822f3e50 t vangogh_dpm_set_vcn_enable
-ffffffff822f3ea0 t vangogh_dpm_set_jpeg_enable
-ffffffff822f3ef0 t vangogh_read_sensor
-ffffffff822f4020 t vangogh_is_dpm_running
-ffffffff822f4080 t vangogh_set_watermarks_table
-ffffffff822f4210 t vangogh_set_performance_level
-ffffffff822f4b40 t vangogh_get_power_limit
-ffffffff822f4cc0 t vangogh_get_ppt_limit
-ffffffff822f4d30 t vangogh_get_dpm_clock_table
-ffffffff822f4ea0 t vangogh_init_smc_tables
-ffffffff822f50f0 t vangogh_system_features_control
-ffffffff822f5140 t vangogh_set_power_limit
-ffffffff822f52a0 t vangogh_get_gfxoff_status
-ffffffff822f5330 t vangogh_get_gfxoff_entrycount
-ffffffff822f53a0 t vangogh_set_gfxoff_residency
-ffffffff822f5410 t vangogh_get_gfxoff_residency
-ffffffff822f5450 t vangogh_mode2_reset
-ffffffff822f5590 t vangogh_common_get_gpu_metrics
-ffffffff822f5be0 t vangogh_post_smu_init
-ffffffff822f5d90 t vangogh_set_fine_grain_gfx_freq_parameters
-ffffffff822f5e00 t vangogh_common_get_smu_metrics_data
-ffffffff822f6150 t vangogh_force_dpm_limit_value
-ffffffff822f6290 t vangogh_get_dpm_ultimate_freq
-ffffffff822f6650 t vangogh_set_soft_freq_limited_range
-ffffffff822f7000 T renoir_set_ppt_funcs
-ffffffff822f70a0 t renoir_get_current_power_state
-ffffffff822f7120 t renoir_print_clk_levels
-ffffffff822f7390 t renoir_force_clk_levels
-ffffffff822f75c0 t renoir_od_edit_dpm_table
-ffffffff822f78c0 t renoir_get_power_profile_mode
-ffffffff822f7990 t renoir_set_power_profile_mode
-ffffffff822f7ac0 t renoir_dpm_set_vcn_enable
-ffffffff822f7b40 t renoir_dpm_set_jpeg_enable
-ffffffff822f7bc0 t renoir_read_sensor
-ffffffff822f7fb0 t renoir_is_dpm_running
-ffffffff822f7ff0 t renoir_set_watermarks_table
-ffffffff822f81a0 t renoir_set_performance_level
-ffffffff822f86e0 t renoir_get_dpm_clock_table
-ffffffff822f8a30 t renoir_init_smc_tables
-ffffffff822f8ba0 t renoir_get_enabled_mask
-ffffffff822f8be0 t renoir_get_dpm_ultimate_freq
-ffffffff822f8e80 t renoir_get_gpu_metrics
-ffffffff822f90a0 t renoir_gfx_state_change_set
-ffffffff822f90d0 t renoir_set_fine_grain_gfx_freq_parameters
-ffffffff822f9170 t renoir_force_dpm_limit_value
-ffffffff822fa000 T smu_v12_0_check_fw_status
-ffffffff822fa050 T smu_v12_0_check_fw_version
-ffffffff822fa110 T smu_v12_0_powergate_sdma
-ffffffff822fa150 T smu_v12_0_set_gfx_cgpg
-ffffffff822fa1b0 T smu_v12_0_get_gfxoff_status
-ffffffff822fa240 T smu_v12_0_gfx_off_control
-ffffffff822fa360 T smu_v12_0_fini_smc_tables
-ffffffff822fa410 T smu_v12_0_set_default_dpm_tables
-ffffffff822fa440 T smu_v12_0_mode2_reset
-ffffffff822fa460 T smu_v12_0_set_soft_freq_limited_range
-ffffffff822fa5a0 T smu_v12_0_set_driver_table_location
-ffffffff822fa610 T smu_v12_0_get_vbios_bootup_values
-ffffffff822fb000 T aldebaran_set_ppt_funcs
-ffffffff822fb040 t aldebaran_get_allowed_feature_mask
-ffffffff822fb090 t aldebaran_set_default_dpm_table
-ffffffff822fb290 t aldebaran_populate_umd_state_clk
-ffffffff822fb390 t aldebaran_print_clk_levels
-ffffffff822fb550 t aldebaran_force_clk_levels
-ffffffff822fb700 t aldebaran_usr_edit_dpm_table
-ffffffff822fb920 t aldebaran_read_sensor
-ffffffff822fbbc0 t aldebaran_is_dpm_running
-ffffffff822fbc10 t aldebaran_get_thermal_temperature_range
-ffffffff822fbce0 t aldebaran_set_performance_level
-ffffffff822fbd90 t aldebaran_get_power_limit
-ffffffff822fbf20 t aldebaran_set_df_cstate
-ffffffff822fbfa0 t aldebaran_allow_xgmi_power_down
-ffffffff822fc040 t aldebaran_i2c_control_init
-ffffffff822fc100 t aldebaran_i2c_control_fini
-ffffffff822fc140 t aldebaran_get_unique_id
-ffffffff822fc220 t aldebaran_init_smc_tables
-ffffffff822fc3b0 t aldebaran_set_mp1_state
-ffffffff822fc3f0 t aldebaran_setup_pptable
-ffffffff822fc4c0 t aldebaran_system_features_control
-ffffffff822fc620 t aldebaran_set_power_limit
-ffffffff822fc6b0 t aldebaran_is_baco_supported
-ffffffff822fc6e0 t aldebaran_is_mode1_reset_supported
-ffffffff822fc710 t aldebaran_is_mode2_reset_supported
-ffffffff822fc740 t aldebaran_mode1_reset
-ffffffff822fc820 t aldebaran_mode2_reset
-ffffffff822fc9e0 t aldebaran_set_soft_freq_limited_range
-ffffffff822fcbf0 t aldebaran_log_thermal_throttling_event
-ffffffff822fcf00 t aldebaran_get_gpu_metrics
-ffffffff822fd190 t aldebaran_smu_handle_passthrough_sbr
-ffffffff822fd1b0 t aldebaran_smu_send_hbm_bad_page_num
-ffffffff822fd240 t aldebaran_get_ecc_info
-ffffffff822fd3a0 t aldebaran_send_hbm_bad_channel_flag
-ffffffff822fd480 t aldebaran_get_current_clk_freq_by_table
-ffffffff822fd5c0 t aldebaran_get_smu_metrics_data
-ffffffff822fd810 t aldebaran_upload_dpm_level
-ffffffff822fd900 t aldebaran_i2c_xfer
-ffffffff822fdbb0 t aldebaran_i2c_func
-ffffffff822fe000 T smu_v13_0_init_microcode
-ffffffff822fe1d0 T smu_v13_0_fini_microcode
-ffffffff822fe250 T smu_v13_0_load_microcode
-ffffffff822fe280 T smu_v13_0_init_pptable_microcode
-ffffffff822fe430 T smu_v13_0_get_pptable_from_firmware
-ffffffff822fe560 T smu_v13_0_check_fw_status
-ffffffff822fe5d0 T smu_v13_0_check_fw_version
-ffffffff822fe700 T smu_v13_0_setup_pptable
-ffffffff822fe8a0 T smu_v13_0_init_smc_tables
-ffffffff822fe9f0 T smu_v13_0_fini_smc_tables
-ffffffff822febe0 T smu_v13_0_init_power
-ffffffff822fec60 T smu_v13_0_fini_power
-ffffffff822fece0 T smu_v13_0_get_vbios_bootup_values
-ffffffff822fef90 T smu_v13_0_notify_memory_pool_location
-ffffffff822ff050 T smu_v13_0_set_min_deep_sleep_dcefclk
-ffffffff822ff0d0 T smu_v13_0_set_driver_table_location
-ffffffff822ff140 T smu_v13_0_set_tool_table_location
-ffffffff822ff1b0 T smu_v13_0_init_display_count
-ffffffff822ff1f0 T smu_v13_0_set_allowed_mask
-ffffffff822ff2c0 T smu_v13_0_gfx_off_control
-ffffffff822ff330 T smu_v13_0_system_features_control
-ffffffff822ff350 T smu_v13_0_notify_display_change
-ffffffff822ff3c0 T smu_v13_0_init_max_sustainable_clocks
-ffffffff822ff630 t smu_v13_0_get_max_sustainable_clock
-ffffffff822ff750 T smu_v13_0_get_current_power_limit
-ffffffff822ff820 T smu_v13_0_set_power_limit
-ffffffff822ff940 T smu_v13_0_enable_thermal_alert
-ffffffff822ff9d0 T smu_v13_0_disable_thermal_alert
-ffffffff822ffa10 T smu_v13_0_get_gfx_vdd
-ffffffff822ffad0 T smu_v13_0_display_clock_voltage_request
-ffffffff822ffc10 T smu_v13_0_set_hard_freq_limited_range
-ffffffff822ffcf0 T smu_v13_0_get_fan_control_mode
-ffffffff822ffd40 T smu_v13_0_set_fan_speed_pwm
-ffffffff822fff50 t smu_v13_0_set_fan_static_mode
-ffffffff82300110 T smu_v13_0_set_fan_control_mode
-ffffffff82300270 T smu_v13_0_set_fan_speed_rpm
-ffffffff82300410 T smu_v13_0_set_xgmi_pstate
-ffffffff82300430 T smu_v13_0_register_irq_handler
-ffffffff82300500 T smu_v13_0_get_max_sustainable_clocks_by_dc
-ffffffff82300590 T smu_v13_0_set_azalia_d3_pme
-ffffffff823005b0 T smu_v13_0_wait_for_event
-ffffffff82300610 T smu_v13_0_get_dpm_ultimate_freq
-ffffffff82300770 T smu_v13_0_set_soft_freq_limited_range
-ffffffff82300850 T smu_v13_0_set_performance_level
-ffffffff82300fe0 T smu_v13_0_set_power_source
-ffffffff82301040 T smu_v13_0_set_single_dpm_table
-ffffffff823012d0 T smu_v13_0_get_dpm_level_range
-ffffffff82301450 T smu_v13_0_get_current_pcie_link_width_level
-ffffffff823014a0 T smu_v13_0_get_current_pcie_link_width
-ffffffff82301500 T smu_v13_0_get_current_pcie_link_speed_level
-ffffffff82301550 T smu_v13_0_get_current_pcie_link_speed
-ffffffff823015a0 T smu_v13_0_set_vcn_enable
-ffffffff82301650 T smu_v13_0_set_jpeg_enable
-ffffffff82301670 T smu_v13_0_run_btc
-ffffffff823016f0 T smu_v13_0_gpo_control
-ffffffff82301780 T smu_v13_0_deep_sleep_control
-ffffffff823019f0 T smu_v13_0_gfx_ulv_control
-ffffffff82301a60 T smu_v13_0_baco_set_armd3_sequence
-ffffffff82301a80 T smu_v13_0_baco_is_support
-ffffffff82301b10 T smu_v13_0_baco_get_state
-ffffffff82301b40 T smu_v13_0_baco_set_state
-ffffffff82301c00 T smu_v13_0_baco_enter
-ffffffff82301d10 T smu_v13_0_baco_exit
-ffffffff82301db0 T smu_v13_0_set_gfx_power_up_by_imu
-ffffffff82301df0 T smu_v13_0_od_edit_dpm_table
-ffffffff823020b0 T smu_v13_0_set_default_dpm_tables
-ffffffff823020e0 T smu_v13_0_set_smu_mailbox_registers
-ffffffff82302150 T smu_v13_0_mode1_reset
-ffffffff823021d0 t smu_v13_0_set_irq_state
-ffffffff82302750 t smu_v13_0_irq_process
-ffffffff82302a50 t orderly_poweroff
-ffffffff82303000 T smu_v13_0_0_set_ppt_funcs
-ffffffff823030e0 t smu_v13_0_0_get_allowed_feature_mask
-ffffffff82303220 t smu_v13_0_0_set_default_dpm_table
-ffffffff82303650 t smu_v13_0_0_populate_umd_state_clk
-ffffffff82303780 t smu_v13_0_0_print_clk_levels
-ffffffff823038a0 t smu_v13_0_0_force_clk_levels
-ffffffff82303a20 t smu_v13_0_0_get_power_profile_mode
-ffffffff82303c70 t smu_v13_0_0_set_power_profile_mode
-ffffffff82303ec0 t smu_v13_0_0_read_sensor
-ffffffff823040e0 t smu_v13_0_0_is_dpm_running
-ffffffff82304130 t smu_v13_0_0_get_fan_speed_pwm
-ffffffff82304210 t smu_v13_0_0_get_fan_speed_rpm
-ffffffff82304280 t smu_v13_0_0_get_thermal_temperature_range
-ffffffff82304380 t smu_v13_0_0_dump_pptable
-ffffffff823043b0 t smu_v13_0_0_get_power_limit
-ffffffff82304490 t smu_v13_0_0_set_df_cstate
-ffffffff823044b0 t smu_v13_0_0_update_pcie_parameters
-ffffffff823045a0 t smu_v13_0_0_i2c_control_init
-ffffffff823046d0 t smu_v13_0_0_i2c_control_fini
-ffffffff82304710 t smu_v13_0_0_get_unique_id
-ffffffff823047c0 t smu_v13_0_0_init_smc_tables
-ffffffff823049b0 t smu_v13_0_0_set_mp1_state
-ffffffff823049f0 t smu_v13_0_0_setup_pptable
-ffffffff82304b30 t smu_v13_0_0_system_features_control
-ffffffff82304b40 t smu_v13_0_0_baco_enter
-ffffffff82304b90 t smu_v13_0_0_baco_exit
-ffffffff82304bf0 t smu_v13_0_0_is_mode1_reset_supported
-ffffffff82304c50 t smu_v13_0_0_mode1_reset
-ffffffff82304ce0 t smu_v13_0_0_get_dpm_ultimate_freq
-ffffffff82304e00 t smu_v13_0_0_get_gpu_metrics
-ffffffff82305230 t smu_v13_0_0_enable_mgpu_fan_boost
-ffffffff82305280 t smu_v13_0_0_smu_send_bad_mem_page_num
-ffffffff82305310 t smu_v13_0_0_send_bad_mem_channel_flag
-ffffffff823053a0 t smu_v13_0_0_get_smu_metrics_data
-ffffffff82305710 t smu_v13_0_get_throttler_status
-ffffffff823058d0 t smu_v13_0_0_i2c_xfer
-ffffffff82305b80 t smu_v13_0_0_i2c_func
-ffffffff82306000 T smu_v13_0_4_set_ppt_funcs
-ffffffff823060b0 t smu_v13_0_4_print_clk_levels
-ffffffff82306170 t smu_v13_0_4_force_clk_levels
-ffffffff82306410 t smu_v13_0_4_read_sensor
-ffffffff823066c0 t smu_v13_0_4_is_dpm_running
-ffffffff82306710 t smu_v13_0_4_set_watermarks_table
-ffffffff823068a0 t smu_v13_0_4_set_performance_level
-ffffffff82306de0 t smu_v13_0_4_init_smc_tables
-ffffffff82306f50 t smu_v13_0_4_fini_smc_tables
-ffffffff82307000 t smu_v13_0_4_system_features_control
-ffffffff82307050 t smu_v13_0_4_mode2_reset
-ffffffff82307070 t smu_v13_0_4_get_dpm_ultimate_freq
-ffffffff82307490 t smu_v13_0_4_get_gpu_metrics
-ffffffff82307660 t smu_v13_0_4_set_fine_grain_gfx_freq_parameters
-ffffffff823076c0 t smu_v13_0_4_get_smu_metrics_data
-ffffffff82308000 T smu_v13_0_5_set_ppt_funcs
-ffffffff82308090 t smu_v13_0_5_set_default_dpm_tables
-ffffffff823080c0 t smu_v13_0_5_print_clk_levels
-ffffffff82308170 t smu_v13_0_5_force_clk_levels
-ffffffff823082d0 t smu_v13_0_5_od_edit_dpm_table
-ffffffff82308590 t smu_v13_0_5_dpm_set_vcn_enable
-ffffffff823085b0 t smu_v13_0_5_dpm_set_jpeg_enable
-ffffffff823085d0 t smu_v13_0_5_read_sensor
-ffffffff823087f0 t smu_v13_0_5_is_dpm_running
-ffffffff82308840 t smu_v13_0_5_set_watermarks_table
-ffffffff823089d0 t smu_v13_0_5_set_performance_level
-ffffffff82308bb0 t smu_v13_0_5_init_smc_tables
-ffffffff82308d20 t smu_v13_0_5_fini_smc_tables
-ffffffff82308dd0 t smu_v13_0_5_system_features_control
-ffffffff82308e20 t smu_v13_0_5_mode2_reset
-ffffffff82308ea0 t smu_v13_0_5_get_dpm_ultimate_freq
-ffffffff823092e0 t smu_v13_0_5_get_gpu_metrics
-ffffffff82309420 t smu_v13_0_5_set_fine_grain_gfx_freq_parameters
-ffffffff82309480 t smu_v13_0_5_get_smu_metrics_data
-ffffffff8230a000 T smu_v13_0_7_set_ppt_funcs
-ffffffff8230a050 t smu_v13_0_7_get_allowed_feature_mask
-ffffffff8230a1c0 t smu_v13_0_7_set_default_dpm_table
-ffffffff8230a5f0 t smu_v13_0_7_populate_umd_state_clk
-ffffffff8230a720 t smu_v13_0_7_print_clk_levels
-ffffffff8230a840 t smu_v13_0_7_force_clk_levels
-ffffffff8230a9c0 t smu_v13_0_7_get_power_profile_mode
-ffffffff8230aca0 t smu_v13_0_7_set_power_profile_mode
-ffffffff8230aee0 t smu_v13_0_7_read_sensor
-ffffffff8230b0f0 t smu_v13_0_7_is_dpm_running
-ffffffff8230b140 t smu_v13_0_7_get_fan_speed_pwm
-ffffffff8230b220 t smu_v13_0_7_get_fan_speed_rpm
-ffffffff8230b290 t smu_v13_0_7_get_thermal_temperature_range
-ffffffff8230b380 t smu_v13_0_7_dump_pptable
-ffffffff8230b3b0 t smu_v13_0_7_get_power_limit
-ffffffff8230b490 t smu_v13_0_7_set_df_cstate
-ffffffff8230b4b0 t smu_v13_0_7_update_pcie_parameters
-ffffffff8230b5a0 t smu_v13_0_7_init_smc_tables
-ffffffff8230b790 t smu_v13_0_7_check_fw_status
-ffffffff8230b7e0 t smu_v13_0_7_set_mp1_state
-ffffffff8230b820 t smu_v13_0_7_setup_pptable
-ffffffff8230b980 t smu_v13_0_7_baco_enter
-ffffffff8230b9d0 t smu_v13_0_7_baco_exit
-ffffffff8230ba30 t smu_v13_0_7_is_mode1_reset_supported
-ffffffff8230ba70 t smu_v13_0_7_get_dpm_ultimate_freq
-ffffffff8230bb90 t smu_v13_0_7_get_gpu_metrics
-ffffffff8230bfa0 t smu_v13_0_7_enable_mgpu_fan_boost
-ffffffff8230bff0 t smu_v13_0_7_get_smu_metrics_data
-ffffffff8230c340 t smu_v13_0_7_get_throttler_status
-ffffffff8230d000 T yellow_carp_set_ppt_funcs
-ffffffff8230d040 t yellow_carp_set_default_dpm_tables
-ffffffff8230d070 t yellow_carp_print_clk_levels
-ffffffff8230d130 t yellow_carp_force_clk_levels
-ffffffff8230d3d0 t yellow_carp_od_edit_dpm_table
-ffffffff8230d690 t yellow_carp_dpm_set_vcn_enable
-ffffffff8230d6b0 t yellow_carp_dpm_set_jpeg_enable
-ffffffff8230d6d0 t yellow_carp_read_sensor
-ffffffff8230da70 t yellow_carp_is_dpm_running
-ffffffff8230dac0 t yellow_carp_set_watermarks_table
-ffffffff8230dc50 t yellow_carp_set_performance_level
-ffffffff8230e190 t yellow_carp_init_smc_tables
-ffffffff8230e300 t yellow_carp_fini_smc_tables
-ffffffff8230e3b0 t yellow_carp_system_features_control
-ffffffff8230e400 t yellow_carp_get_gfxoff_status
-ffffffff8230e490 t yellow_carp_mode2_reset
-ffffffff8230e510 t yellow_carp_get_dpm_ultimate_freq
-ffffffff8230e960 t yellow_carp_get_gpu_metrics
-ffffffff8230eb20 t yellow_carp_post_smu_init
-ffffffff8230eba0 t yellow_carp_set_fine_grain_gfx_freq_parameters
-ffffffff8230ec00 t yellow_carp_get_smu_metrics_data
-ffffffff8230f000 T smu_cmn_send_msg_without_waiting
-ffffffff8230f170 T smu_cmn_wait_for_response
-ffffffff8230f2b0 T smu_cmn_send_smc_msg_with_param
-ffffffff8230f5d0 T smu_cmn_to_asic_specific_index
-ffffffff8230f6e0 t __smu_cmn_reg_print_error
-ffffffff8230f930 T smu_cmn_send_smc_msg
-ffffffff8230f950 T smu_cmn_send_debug_smc_msg
-ffffffff8230f9d0 T smu_cmn_feature_is_supported
-ffffffff8230fa80 T smu_cmn_feature_is_enabled
-ffffffff8230fb80 T smu_cmn_clk_dpm_is_enabled
-ffffffff8230fc80 T smu_cmn_get_enabled_mask
-ffffffff8230fd70 T smu_cmn_get_indep_throttler_status
-ffffffff8230fe20 T smu_cmn_feature_update_enable_state
-ffffffff8230fec0 T smu_cmn_feature_set_enabled
-ffffffff8230ff90 T smu_cmn_get_pp_feature_mask
-ffffffff82310140 T smu_cmn_set_pp_feature_mask
-ffffffff82310240 T smu_cmn_disable_all_features_with_exception
-ffffffff823102f0 T smu_cmn_get_smc_version
-ffffffff823103c0 T smu_cmn_update_table
-ffffffff82310520 T smu_cmn_write_watermarks_table
-ffffffff823105f0 T smu_cmn_write_pptable
-ffffffff823106b0 T smu_cmn_get_metrics_table
-ffffffff82310810 T smu_cmn_get_combo_pptable
-ffffffff823108e0 T smu_cmn_init_soft_gpu_metrics
-ffffffff823109c0 T smu_cmn_set_mp1_state
-ffffffff82310a60 T smu_cmn_is_audio_func_enabled
-ffffffff82311000 T pci_mcfg_init
-ffffffff82311050 T pci_lookup_segment
-ffffffff823110b0 T pci_attach_hook
-ffffffff823110e0 T pci_bus_maxdevs
-ffffffff82311110 T pci_make_tag
-ffffffff82311180 T pci_decompose_tag
-ffffffff823111e0 T pci_conf_size
-ffffffff82311240 T pci_mcfg_map_bus
-ffffffff823112c0 T pci_conf_read
-ffffffff82311410 T pci_conf_write
-ffffffff82311550 T pci_msix_table_map
-ffffffff82311670 T pci_msix_table_unmap
-ffffffff82311710 T msi_hwmask
-ffffffff82311740 T msi_hwunmask
-ffffffff82311770 T msi_addroute
-ffffffff82311870 T msi_delroute
-ffffffff823118e0 T pci_intr_map_msi
-ffffffff82311960 T msix_hwmask
-ffffffff82311990 T msix_hwunmask
-ffffffff823119c0 T msix_addroute
-ffffffff82311bc0 T msix_delroute
-ffffffff82311d20 T pci_intr_map_msix
-ffffffff82311df0 T pci_intr_map
-ffffffff82312010 T pci_intr_string
-ffffffff823120f0 T pci_intr_establish
-ffffffff82312140 T pci_intr_establish_cpu
-ffffffff823122a0 T pci_intr_disestablish
-ffffffff823122c0 T pci_init_extents
-ffffffff823124a0 T pci_probe_device_hook
-ffffffff823124e0 T pci_dev_postattach
-ffffffff823124f0 T pci_min_powerstate
-ffffffff82312500 T pci_set_powerstate_md
-ffffffff82313000 T pciide_machdep_compat_intr_establish
-ffffffff82313060 T pciide_machdep_compat_intr_disestablish
-ffffffff82314000 T vga_post_init
-ffffffff82314310 t vm86_emu_inb
-ffffffff82314360 t vm86_emu_inw
-ffffffff823143a0 t vm86_emu_inl
-ffffffff823143e0 t vm86_emu_outb
-ffffffff82314430 t vm86_emu_outw
-ffffffff82314470 t vm86_emu_outl
-ffffffff823144b0 T vga_post_call
-ffffffff82314520 T vga_post_free
-ffffffff82314590 T ddb_vgapost
-ffffffff82315000 T pchbmatch
-ffffffff82315040 T pchbattach
-ffffffff823154b0 T pchbactivate
-ffffffff82315520 T pchb_amd64ht_attach
-ffffffff82315670 T pchb_rnd
-ffffffff823156f0 T pchb_print
-ffffffff82316000 T amas_match
-ffffffff82316050 T amas_attach
-ffffffff823160b0 T amas_intl_nodes
-ffffffff82316140 T amas_get_pagerange
-ffffffff82317000 T agp_flush_cache
-ffffffff82317030 T agp_flush_cache_range
-ffffffff82317040 T agp_init_map
-ffffffff82317110 T agp_destroy_map
-ffffffff82317150 T agp_map_subregion
-ffffffff82317180 T agp_unmap_subregion
-ffffffff823171b0 T agp_map_atomic
-ffffffff823171e0 T agp_unmap_atomic
-ffffffff82318000 T cardslotmatch
-ffffffff82318050 T cardslotattach
-ffffffff823182a0 T cardslot_event
-ffffffff82318300 T cardslot_cb_print
-ffffffff82318350 T cardslot_16_print
-ffffffff823183a0 T cardslot_16_submatch
-ffffffff823183f0 T cardslot_event_throw
-ffffffff82318490 T cardslot_process_event
-ffffffff82319000 T cardbusmatch
-ffffffff82319050 T cardbusattach
-ffffffff82319130 T cardbus_read_tuples
-ffffffff823194e0 T parse_tuple
-ffffffff82319760 T cardbus_attach_card
-ffffffff82319ee0 T enable_function
-ffffffff82319f80 T decode_tuples
-ffffffff8231a050 T cardbusprint
-ffffffff8231a140 T cardbussubmatch
-ffffffff8231a1a0 T disable_function
-ffffffff8231a200 T cardbus_detach_card
-ffffffff8231a2e0 T cardbus_intr_establish
-ffffffff8231a310 T cardbus_intr_disestablish
-ffffffff8231a330 T cardbus_function_enable
-ffffffff8231a410 T cardbus_function_disable
-ffffffff8231a470 T cardbus_matchbyid
-ffffffff8231a4e0 T decode_tuple
-ffffffff8231b000 T cardbus_mapreg_map
-ffffffff8231b1b0 T cardbus_mapreg_unmap
-ffffffff8231c000 T cardbus_read_exrom
-ffffffff8231d000 T rbus_space_alloc
-ffffffff8231d060 T rbus_space_alloc_subregion
-ffffffff8231d240 T rbus_space_free
-ffffffff8231d2d0 T rbus_new_body
-ffffffff8231d360 T rbus_new_root_delegate
-ffffffff8231d430 T rbus_new_root_share
-ffffffff8231e000 T com_cardbus_match
-ffffffff8231e070 T com_cardbus_attach
-ffffffff8231e220 T com_cardbus_detach
-ffffffff8231e2c0 T com_cardbus_find_csdev
-ffffffff8231e440 T com_cardbus_gofigure
-ffffffff8231e900 T com_cardbus_enable
-ffffffff8231e9d0 T com_cardbus_disable
-ffffffff8231ea20 T com_cardbus_setup
-ffffffff8231f000 T xl_cardbus_match
-ffffffff8231f090 T xl_cardbus_attach
-ffffffff8231f420 T xl_cardbus_detach
-ffffffff8231f4e0 T xl_cardbus_lookup
-ffffffff8231f5a0 T xl_cardbus_intr_ack
-ffffffff82320000 T dc_cardbus_match
-ffffffff82320030 T dc_cardbus_attach
-ffffffff823203c0 T dc_cardbus_detach
-ffffffff82320460 T dc_cardbus_setup
-ffffffff82321000 T fxp_cardbus_match
-ffffffff82321030 T fxp_cardbus_attach
-ffffffff82321240 T fxp_cardbus_detach
-ffffffff823212d0 T fxp_cardbus_setup
-ffffffff82322000 t rl_cardbus_match
-ffffffff82322030 t rl_cardbus_attach
-ffffffff823221d0 t rl_cardbus_detach
-ffffffff82322290 T rl_cardbus_setup
-ffffffff82323000 T re_cardbus_probe
-ffffffff82323030 T re_cardbus_attach
-ffffffff82323230 T re_cardbus_detach
-ffffffff82323310 T re_cardbus_setup
-ffffffff82324000 T ath_cardbus_match
-ffffffff82324050 T ath_cardbus_attach
-ffffffff82324180 T ath_cardbus_detach
-ffffffff82324250 T ath_cardbus_enable
-ffffffff82324320 T ath_cardbus_disable
-ffffffff82324370 T ath_cardbus_power
-ffffffff823243b0 T ath_cardbus_setup
-ffffffff82325000 T athn_cardbus_match
-ffffffff82325030 T athn_cardbus_attach
-ffffffff82325170 T athn_cardbus_detach
-ffffffff82325210 T athn_cardbus_enable
-ffffffff823252e0 T athn_cardbus_disable
-ffffffff82325330 T athn_cardbus_power
-ffffffff82325370 T athn_cardbus_read
-ffffffff823253a0 T athn_cardbus_write
-ffffffff823253d0 T athn_cardbus_write_barrier
-ffffffff82325400 T athn_cardbus_setup
-ffffffff82326000 T atw_cardbus_match
-ffffffff82326030 T atw_cardbus_attach
-ffffffff82326220 T atw_cardbus_detach
-ffffffff823262e0 T atw_cardbus_enable
-ffffffff823263b0 T atw_cardbus_disable
-ffffffff82326400 T atw_cardbus_power
-ffffffff82326440 T atw_cardbus_setup
-ffffffff82327000 T rtw_cardbus_match
-ffffffff82327030 T rtw_cardbus_attach
-ffffffff82327280 T rtw_cardbus_detach
-ffffffff823273a0 T rtw_cardbus_intr_ack
-ffffffff823273c0 T rtw_cardbus_funcregen
-ffffffff82327420 T rtw_cardbus_enable
-ffffffff82327580 T rtw_cardbus_disable
-ffffffff82327660 T rtw_cardbus_power
-ffffffff823276a0 T rtw_cardbus_setup
-ffffffff82328000 T ral_cardbus_match
-ffffffff82328030 T ral_cardbus_attach
-ffffffff82328230 T ral_cardbus_detach
-ffffffff823282e0 T ral_cardbus_activate
-ffffffff82328370 T ral_cardbus_enable
-ffffffff823284d0 T ral_cardbus_disable
-ffffffff82328520 T ral_cardbus_setup
-ffffffff823285c0 T ral_cardbus_wakeup
-ffffffff82329000 T acx_cardbus_match
-ffffffff82329030 T acx_cardbus_attach
-ffffffff82329260 T acx_cardbus_detach
-ffffffff82329380 T acx_cardbus_enable
-ffffffff82329450 T acx_cardbus_disable
-ffffffff823294a0 T acx_cardbus_power
-ffffffff823294e0 T acx_cardbus_setup
-ffffffff8232a000 T pgt_cardbus_match
-ffffffff8232a030 T pgt_cardbus_attach
-ffffffff8232a230 T pgt_cardbus_detach
-ffffffff8232a2e0 T pgt_cardbus_enable
-ffffffff8232a440 T pgt_cardbus_disable
-ffffffff8232a490 T pgt_cardbus_power
-ffffffff8232a4f0 T pgt_cardbus_setup
-ffffffff8232b000 T ehci_cardbus_match
-ffffffff8232b040 T ehci_cardbus_attach
-ffffffff8232b2e0 T ehci_cardbus_detach
-ffffffff8232c000 T ohci_cardbus_match
-ffffffff8232c040 T ohci_cardbus_attach
-ffffffff8232c2d0 T ohci_cardbus_detach
-ffffffff8232d000 T uhci_cardbus_match
-ffffffff8232d040 T uhci_cardbus_attach
-ffffffff8232d350 T uhci_cardbus_detach
-ffffffff8232e000 T malo_cardbus_match
-ffffffff8232e030 T malo_cardbus_attach
-ffffffff8232e270 T malo_cardbus_detach
-ffffffff8232e340 T malo_cardbus_enable
-ffffffff8232e4b0 T malo_cardbus_disable
-ffffffff8232e500 T malo_cardbus_setup
-ffffffff8232f000 T bwi_cardbus_match
-ffffffff8232f030 T bwi_cardbus_attach
-ffffffff8232f2a0 T bwi_cardbus_detach
-ffffffff8232f350 T bwi_cardbus_enable
-ffffffff8232f4b0 T bwi_cardbus_disable
-ffffffff8232f500 T bwi_cardbus_setup
-ffffffff8232f5a0 T bwi_cardbus_conf_read
-ffffffff8232f5d0 T bwi_cardbus_conf_write
-ffffffff82330000 T rbus_pccbb_parent_mem
-ffffffff82330060 T rbus_pccbb_parent_io
-ffffffff823300d0 T pccbb_attach_hook
-ffffffff82331000 T pcmcia_match
-ffffffff82331050 T pcmcia_attach
-ffffffff823310d0 T pcmcia_activate
-ffffffff82331180 T pcmcia_ccr_read
-ffffffff823311d0 T pcmcia_ccr_write
-ffffffff82331240 T pcmcia_card_attach
-ffffffff82331450 T pcmcia_print
-ffffffff823316b0 T pcmcia_submatch
-ffffffff82331700 T pcmcia_card_detach
-ffffffff823317b0 T pcmcia_card_deactivate
-ffffffff82331820 T pcmcia_card_gettype
-ffffffff82331880 T pcmcia_function_init
-ffffffff823318d0 T pcmcia_function_enable
-ffffffff82331d00 T pcmcia_function_disable
-ffffffff82331e20 T pcmcia_io_map
-ffffffff82332060 T pcmcia_intr_establish
-ffffffff823322d0 T pcmcia_card_intr
-ffffffff823323f0 T pcmcia_intr_disestablish
-ffffffff82332610 T pcmcia_intr_string
-ffffffff82333000 T pcmcia_cis_read_1
-ffffffff823330f0 T pcmcia_read_cis
-ffffffff823331e0 T pcmcia_scan_cis
-ffffffff82334cc0 T pcmcia_parse_cis_tuple
-ffffffff82335e60 T pcmcia_print_cis
-ffffffff82337000 T pcmcia_check_cis_quirks
-ffffffff82338000 T ep_pcmcia_match
-ffffffff82338110 T ep_pcmcia_attach
-ffffffff82338560 T ep_pcmcia_detach
-ffffffff82338600 T ep_pcmcia_activate
-ffffffff823386e0 T ep_pcmcia_lookup
-ffffffff823387f0 T ep_pcmcia_enable1
-ffffffff823388a0 T ep_pcmcia_get_enaddr
-ffffffff82339000 T ne_pcmcia_match
-ffffffff82339140 T ne_pcmcia_attach
-ffffffff82339760 T ne_pcmcia_detach
-ffffffff82339820 T ne_pcmcia_activate
-ffffffff82339910 T ne_pcmcia_get_enaddr
-ffffffff82339af0 T ne_pcmcia_dl10019_get_enaddr
-ffffffff82339d40 T ne_pcmcia_ax88190_set_iobase
-ffffffff8233a000 T aic_pcmcia_match
-ffffffff8233a0b0 T aic_pcmcia_attach
-ffffffff8233a2b0 T aic_pcmcia_detach
-ffffffff8233b000 T com_pcmcia_match
-ffffffff8233b220 T com_pcmcia_attach
-ffffffff8233b500 T com_pcmcia_detach
-ffffffff8233b5a0 T com_pcmcia_activate
-ffffffff8233b660 T com_pcmcia_enable1
-ffffffff8233b710 T com_pcmcia_enable
-ffffffff8233b810 T com_pcmcia_disable
-ffffffff8233b850 T com_pcmcia_disable1
-ffffffff8233c000 t wdc_pcmcia_match
-ffffffff8233c0d0 t wdc_pcmcia_attach
-ffffffff8233c540 T wdc_pcmcia_detach
-ffffffff8233c640 T wdc_pcmcia_activate
-ffffffff8233c760 T wdc_pcmcia_disk_device_interface_callback
-ffffffff8233c800 T wdc_pcmcia_disk_device_interface
-ffffffff8233c860 T wdc_pcmcia_lookup
-ffffffff8233d000 T sm_pcmcia_match
-ffffffff8233d100 T sm_pcmcia_attach
-ffffffff8233d320 T sm_pcmcia_detach
-ffffffff8233d3c0 T sm_pcmcia_activate
-ffffffff8233d450 T sm_pcmcia_funce_enaddr
-ffffffff8233d470 T sm_pcmcia_ascii_enaddr
-ffffffff8233d570 T sm_pcmcia_lannid_ciscallback
-ffffffff8233d680 T sm_pcmcia_enable
-ffffffff8233d720 T sm_pcmcia_disable
-ffffffff8233e000 T xe_pcmcia_match
-ffffffff8233e050 T xe_pcmcia_attach
-ffffffff8233e7a0 T xe_pcmcia_detach
-ffffffff8233e860 T xe_pcmcia_activate
-ffffffff8233eb50 T xe_pcmcia_interpret_manfid
-ffffffff8233ebf0 T xe_pcmcia_funce_enaddr
-ffffffff8233ec10 T xe_ioctl
-ffffffff8233ef70 T xe_start
-ffffffff8233f210 T xe_watchdog
-ffffffff8233f250 T xe_intr
-ffffffff8233f620 T xe_full_reset
-ffffffff8233fbf0 T xe_mdi_read
-ffffffff82340580 T xe_mdi_write
-ffffffff82340e90 T xe_statchg
-ffffffff82340ec0 T xe_mediachange
-ffffffff82340f50 T xe_mediastatus
-ffffffff82340fb0 T xe_init
-ffffffff82341010 T xe_stop
-ffffffff82341140 T xe_reset
-ffffffff823412b0 T xe_pcmcia_lan_nid_ciscallback
-ffffffff82341400 T xe_pcmcia_manfid_ciscallback
-ffffffff82341520 T xe_get
-ffffffff823417f0 T xe_set_address
-ffffffff82341ab0 T xe_cycle_power
-ffffffff82342000 T wi_pcmcia_match
-ffffffff82342130 T wi_pcmcia_attach
-ffffffff823423e0 T wi_pcmcia_detach
-ffffffff823424a0 T wi_pcmcia_activate
-ffffffff82342590 T wi_pcmcia_wakeup
-ffffffff82343000 T malo_pcmcia_match
-ffffffff82343050 T malo_pcmcia_attach
-ffffffff82343220 T malo_pcmcia_detach
-ffffffff823432a0 T malo_pcmcia_activate
-ffffffff82343500 T cmalo_intr
-ffffffff82343760 T cmalo_attach
-ffffffff82343c60 T cmalo_detach
-ffffffff82343d40 T cmalo_stop
-ffffffff82343e80 T malo_pcmcia_wakeup
-ffffffff82343f20 T cmalo_init
-ffffffff823442a0 T cmalo_intr_mask
-ffffffff82344330 T cmalo_fw_alloc
-ffffffff82344400 T cmalo_fw_load_helper
-ffffffff82344660 T cmalo_fw_load_main
-ffffffff82344ab0 T cmalo_cmd_get_hwspec
-ffffffff82344c00 T cmalo_ioctl
-ffffffff82345020 T cmalo_start
-ffffffff823450c0 T cmalo_watchdog
-ffffffff823450f0 T cmalo_newstate
-ffffffff82345380 T cmalo_media_change
-ffffffff823453e0 T cmalo_cmd_set_scan
-ffffffff82345510 T cmalo_fw_free
-ffffffff82345590 T cmalo_cmd_set_macctrl
-ffffffff823456f0 T cmalo_cmd_set_txpower
-ffffffff82345850 T cmalo_cmd_set_antenna
-ffffffff823459c0 T cmalo_cmd_set_radio
-ffffffff82345b20 T cmalo_cmd_set_channel
-ffffffff82345c80 T cmalo_cmd_set_rate
-ffffffff82345e00 T cmalo_cmd_set_snmp
-ffffffff82345f90 T cmalo_cmd_set_macaddr
-ffffffff823460f0 T cmalo_wep
-ffffffff823461a0 T cmalo_cmd_set_reset
-ffffffff823462a0 T cmalo_select_network
-ffffffff823463a0 T cmalo_cmd_set_auth
-ffffffff82346460 T cmalo_cmd_set_assoc
-ffffffff823467c0 T cmalo_reflect_network
-ffffffff823468b0 T cmalo_tx_done
-ffffffff82346970 T cmalo_rx
-ffffffff82346b70 T cmalo_cmd_response
-ffffffff82346d90 T cmalo_event
-ffffffff82346e00 T cmalo_tx
-ffffffff82346fe0 T cmalo_cmd_set_wep
-ffffffff82347230 T cmalo_rate2bitmap
-ffffffff82347270 T cmalo_hexdump
-ffffffff823472a0 T cmalo_cmd_request
-ffffffff82347400 T cmalo_cmd_rsp_hwspec
-ffffffff82347470 T cmalo_cmd_rsp_scan
-ffffffff82347680 T cmalo_parse_elements
-ffffffff82347780 T cmalo_cmd_rsp_assoc
-ffffffff823477c0 T cmalo_cmd_set_80211d
-ffffffff823478c0 T cmalo_cmd_set_bgscan_config
-ffffffff82347a20 T cmalo_cmd_set_bgscan_query
-ffffffff82348000 T an_pcmcia_match
-ffffffff82348060 T an_pcmcia_attach
-ffffffff82348250 T an_pcmcia_detach
-ffffffff823482e0 T an_pcmcia_activate
-ffffffff82349000 T pcibmatch
-ffffffff823490d0 T pcibattach
-ffffffff82349110 T pcib_callback
-ffffffff82349190 T pcib_print
-ffffffff8234a000 T amdpcib_match
-ffffffff8234a050 T amdpcib_attach
-ffffffff8234a180 T amdpcib_get_timecount
-ffffffff8234b000 T tcpcib_match
-ffffffff8234b050 T tcpcib_attach
-ffffffff8234b310 T tcpcib_activate
-ffffffff8234b5c0 T tcpcib_wdt_init
-ffffffff8234b6f0 T tcpcib_wdt_start
-ffffffff8234b720 T tcpcib_wdt_stop
-ffffffff8234b7a0 T tcpcib_hpet_get_timecount
-ffffffff8234b7d0 T tcpcib_wdt_cb
-ffffffff8234c000 T aapic_match
-ffffffff8234c040 T aapic_attach
-ffffffff8234c120 t __llvm_retpoline_r11
-ffffffff8234d000 T hme_config
-ffffffff8234d580 T hme_stop
-ffffffff8234d790 T hme_start
-ffffffff8234daa0 T hme_ioctl
-ffffffff8234dc50 T hme_watchdog
-ffffffff8234dcb0 t hme_mii_readreg
-ffffffff8234de30 t hme_mii_writereg
-ffffffff8234dfb0 t hme_mii_statchg
-ffffffff8234e030 T hme_mediachange
-ffffffff8234e120 T hme_mediastatus
-ffffffff8234e190 T hme_mifinit
-ffffffff8234e250 T hme_tick
-ffffffff8234e380 T hme_unconfig
-ffffffff8234e470 T hme_fill_rx_ring
-ffffffff8234e610 T hme_reset
-ffffffff8234e650 T hme_init
-ffffffff8234eb90 T hme_meminit
-ffffffff8234ed10 T hme_iff
-ffffffff8234eec0 T hme_tint
-ffffffff8234f010 T hme_rint
-ffffffff8234f1e0 T hme_eint
-ffffffff8234f290 T hme_intr
-ffffffff8234f390 T hme_newbuf
-ffffffff82350000 T hmematch_pci
-ffffffff82350040 T hmeattach_pci
-ffffffff82350310 T hmedetach_pci
-ffffffff82350390 T hme_pci_enaddr
-ffffffff82351000 T isamatch
-ffffffff82351050 T isaattach
-ffffffff82351180 T isascan
-ffffffff823515a0 T isaprint
-ffffffff82351760 T isa_intr_typename
-ffffffff82352000 T isadmamatch
-ffffffff82352040 T isadmaattach
-ffffffff82352230 T isa_dmacascade
-ffffffff82352320 T isa_dmamap_create
-ffffffff82352400 T isa_dmamap_destroy
-ffffffff82352470 T isa_dmastart
-ffffffff823528e0 T isa_dmaabort
-ffffffff823529e0 T isa_dmacount
-ffffffff82352ba0 T isa_dmafinished
-ffffffff82352c60 T isa_dmadone
-ffffffff82352df0 T isa_dmamem_alloc
-ffffffff82352ec0 T isa_dmamem_free
-ffffffff82352f40 T isa_dmamem_map
-ffffffff82352fc0 T isa_dmamem_unmap
-ffffffff82353000 T isa_dmamem_mmap
-ffffffff823530a0 T isa_drq_isfree
-ffffffff82353110 T isa_malloc
-ffffffff823532c0 T isa_free
-ffffffff823533f0 T isa_mappage
-ffffffff82354000 T fdcprobe
-ffffffff82354280 T fdcattach
-ffffffff823543c0 T out_fdc
-ffffffff82354490 T fdcintr
-ffffffff823544a0 T fdc_create_kthread
-ffffffff82354510 T fdcattach_deferred
-ffffffff823545d0 T fdcpseudointr
-ffffffff82354610 T fddprint
-ffffffff82354660 T fdcresult
-ffffffff82354740 T fdcstart
-ffffffff82354770 T fdcstatus
-ffffffff82355000 T fdprobe
-ffffffff82355190 T fdattach
-ffffffff823552d0 T fdactivate
-ffffffff82355370 T fdgetdisklabel
-ffffffff82355490 T fdstrategy
-ffffffff823556c0 T fd_motor_on
-ffffffff82355720 T fd_motor_off
-ffffffff82355800 T fdtimeout
-ffffffff82355880 T fd_nvtotype
-ffffffff823558f0 T fdstart
-ffffffff823559a0 T fdfinish
-ffffffff82355af0 T fdread
-ffffffff82355b20 T fdwrite
-ffffffff82355b50 T fd_set_motor
-ffffffff82355c10 T fdintr
-ffffffff82356980 T fdopen
-ffffffff82356bd0 T fdclose
-ffffffff82356c60 T fdsize
-ffffffff82356c90 T fddump
-ffffffff82356cc0 T fdretry
-ffffffff82356e60 T fdioctl
-ffffffff82357310 T fdformat
-ffffffff82358000 T com_isa_probe
-ffffffff823580d0 T com_isa_attach
-ffffffff82359000 T pckbc_isa_match
-ffffffff823591e0 T pckbc_isa_attach
-ffffffff82359390 T pckbc_isa_activate
-ffffffff8235a000 T vga_isa_match
-ffffffff8235a0f0 T vga_isa_attach
-ffffffff8235a130 T vga_isa_cnattach
-ffffffff8235b000 T wdc_isa_probe
-ffffffff8235b130 T wdc_isa_attach
-ffffffff8235b350 t wdc_isa_dma_init
-ffffffff8235b3c0 t wdc_isa_dma_start
-ffffffff8235b3f0 t wdc_isa_dma_finish
-ffffffff8235c000 T mpu_open
-ffffffff8235c180 T mpu_close
-ffffffff8235c2b0 T mpu_output
-ffffffff8235c3c0 T mpu_getinfo
-ffffffff8235c400 T mpu_find
-ffffffff8235c560 T mpu_reset
-ffffffff8235c680 T mpu_readinput
-ffffffff8235c710 T mpu_intr
-ffffffff8235d000 T mpu_isa_match
-ffffffff8235d060 T mpu_isa_attach
-ffffffff8235d0f0 T mpu_test
-ffffffff8235e000 T pcppi_match
-ffffffff8235e1d0 T pcppi_attach
-ffffffff8235e2e0 t pcppi_bell_stop
-ffffffff8235e370 T pcppi_kbd_bell
-ffffffff8235e3a0 T pcppi_bell
-ffffffff8235f000 T spkrprobe
-ffffffff8235f040 T spkrattach
-ffffffff8235f0a0 T spkropen
-ffffffff8235f160 T spkrwrite
-ffffffff8235f920 T spkrclose
-ffffffff8235f9a0 T spkrioctl
-ffffffff8235fb60 t rest
-ffffffff8235fbc0 t playtone
-ffffffff82360000 T lpt_isa_probe
-ffffffff82360430 T lpt_isa_attach
-ffffffff82361000 T wbsio_probe
-ffffffff82361160 T wbsio_attach
-ffffffff823614e0 T wbsio_print
-ffffffff82362000 T schsio_probe
-ffffffff82362110 T schsio_attach
-ffffffff823622e0 T schsio_activate
-ffffffff82362320 T schsio_config_read
-ffffffff82362360 T schsio_config_write
-ffffffff823623b0 T schsio_wdt_init
-ffffffff823624c0 T schsio_hwm_init
-ffffffff823627e0 T schsio_hwm_update
-ffffffff82362d70 T schsio_hwm_read
-ffffffff82362dc0 T schsio_wdt_cb
-ffffffff82363000 T lm_isa_match
-ffffffff823631b0 T lm_isa_attach
-ffffffff82363380 T lm_wbsio_match
-ffffffff82363540 T lm_isa_writereg
-ffffffff823635a0 T lm_isa_readreg
-ffffffff82363600 T lm_isa_remove_alias
-ffffffff82364000 T it_match
-ffffffff823642d0 T it_enter
-ffffffff82364360 T it_readreg
-ffffffff823643a0 T it_writereg
-ffffffff823643f0 T it_exit
-ffffffff82364440 T it_attach
-ffffffff82364aa0 T it_wdog_cb
-ffffffff82364d40 T it_ec_refresh
-ffffffff82365360 T it_ec_writereg
-ffffffff823653b0 T it_ec_readreg
-ffffffff82365400 T it_activate
-ffffffff82366000 T uguru_refresh_temp
-ffffffff823660d0 T uguru_refresh_volt
-ffffffff82366180 T uguru_refresh_fan
-ffffffff82366250 T uguru_match
-ffffffff823663e0 T uguru_attach
-ffffffff82366970 T uguru_read_multi
-ffffffff82366a50 T uguru_ac5_read
-ffffffff82366cc0 T uguru_read_sensor
-ffffffff82366fe0 T uguru_ac5_read_sensor
-ffffffff82367070 T uguru_refresh
-ffffffff82367100 T uguru_write_multi
-ffffffff82368000 T aps_match
-ffffffff82368100 T aps_attach
-ffffffff82368380 T aps_activate
-ffffffff82368420 T aps_do_io
-ffffffff823685f0 T aps_init
-ffffffff82368750 T aps_refresh
-ffffffff82368780 T aps_read_data
-ffffffff82368860 T aps_refresh_sensor_data
-ffffffff82369000 T _isa_bus_dmamap_create
-ffffffff82369160 T _isa_bus_dmamap_destroy
-ffffffff82369220 T _isa_bus_dmamap_load
-ffffffff823694c0 T _isa_bus_dmamap_load_mbuf
-ffffffff823694e0 T _isa_bus_dmamap_load_uio
-ffffffff82369500 T _isa_bus_dmamap_load_raw
-ffffffff82369520 T _isa_bus_dmamap_unload
-ffffffff823695e0 T _isa_bus_dmamap_sync
-ffffffff823696e0 T _isa_bus_dmamem_alloc
-ffffffff82369790 T isa_intr_alloc
-ffffffff82369890 T isa_intr_check
-ffffffff82369900 T isa_intr_establish
-ffffffff823699d0 T isa_intr_disestablish
-ffffffff823699f0 T isa_attach_hook
-ffffffff82369a50 T _isa_dma_alloc_bouncebuf
-ffffffff82369b40 T _isa_dma_free_bouncebuf
-ffffffff82369bf0 T _isa_dma_check_buffer
-ffffffff8236a000 T wsdisplay_emul_match
-ffffffff8236a080 T wsdisplay_emul_attach
-ffffffff8236a160 T wsdisplay_emul_detach
-ffffffff8236a170 T wsdisplay_activate
-ffffffff8236a1f0 T wsdisplay_getc_dummy
-ffffffff8236a220 T wsdisplay_cnputc
-ffffffff8236a2a0 T wsdisplay_pollc
-ffffffff8236a330 T wsscreen_attach
-ffffffff8236a4c0 T wsdisplay_emulbell_task
-ffffffff8236a550 T wsscreen_detach
-ffffffff8236a600 T wsdisplay_screentype_pick
-ffffffff8236a6c0 T wsdisplay_addscreen_print
-ffffffff8236a740 T wsdisplay_addscreen
-ffffffff8236a930 T allocate_copybuffer
-ffffffff8236aa60 T wsdisplay_getscreen
-ffffffff8236ab10 T wsdisplay_closescreen
-ffffffff8236ac70 T wsdisplayopen
-ffffffff8236ae40 T wsdisplay_delscreen
-ffffffff8236b000 T wsdisplay_update_rawkbd
-ffffffff8236b0f0 T wsdisplay_common_attach
-ffffffff8236b4a0 T wsdisplay_common_detach
-ffffffff8236b6d0 T wsdisplay_switchtoconsole
-ffffffff8236b740 T wsemuldisplaydevprint
-ffffffff8236b790 T wsemuldisplaydevsubmatch
-ffffffff8236b7e0 T wsdisplay_burner
-ffffffff8236b8b0 T wsdisplay_burn
-ffffffff8236b930 T wsdisplay_cnattach
-ffffffff8236ba80 T wsdisplaystart
-ffffffff8236bd70 T wsdisplayparam
-ffffffff8236bdc0 T wsdisplayclose
-ffffffff8236bf40 T wsdisplay_kbdholdscr
-ffffffff8236bfa0 T wsdisplay_internal_ioctl
-ffffffff8236c700 T wsdisplayread
-ffffffff8236c780 T wsdisplaywrite
-ffffffff8236c800 T wsdisplaytty
-ffffffff8236c870 T wsdisplayioctl
-ffffffff8236ca10 T wsdisplay_cfg_ioctl
-ffffffff8236cd90 T wsdisplay_param
-ffffffff8236ce60 T wsdisplay_driver_ioctl
-ffffffff8236cf30 T wsdisplay_burner_setup
-ffffffff8236d090 T wsdisplay_switch
-ffffffff8236d320 T wsmoused
-ffffffff8236d430 T wsdisplaymmap
-ffffffff8236d4b0 T wsdisplaykqfilter
-ffffffff8236d510 T mouse_remove
-ffffffff8236d5d0 T wsdisplaystop
-ffffffff8236d640 T wsdisplay_emulbell
-ffffffff8236d690 T wsdisplay_emulinput
-ffffffff8236d730 T wsdisplay_kbdinput
-ffffffff8236d830 T wsdisplay_rawkbdinput
-ffffffff8236d8d0 T wsdisplay_switch3
-ffffffff8236da80 T wsdisplay_switch1
-ffffffff8236dbd0 T wsdisplay_switch2
-ffffffff8236dd70 T wsdisplay_reset
-ffffffff8236dde0 T wsscreen_attach_sync
-ffffffff8236de50 T wsscreen_detach_sync
-ffffffff8236de90 T wsscreen_lookup_sync
-ffffffff8236dee0 T wsdisplay_maxscreenidx
-ffffffff8236df10 T wsdisplay_screenstate
-ffffffff8236df60 T wsdisplay_getactivescreen
-ffffffff8236dfa0 T wsscreen_switchwait
-ffffffff8236e0c0 T wsdisplay_kbdholdscreen
-ffffffff8236e130 T wsdisplay_set_console_kbd
-ffffffff8236e1a0 T wsdisplay_set_cons_kbd
-ffffffff8236e1e0 T wsdisplay_unset_cons_kbd
-ffffffff8236e230 T wsdisplay_enter_ddb
-ffffffff8236e2c0 T wsdisplay_suspend
-ffffffff8236e330 T wsdisplay_suspend_device
-ffffffff8236e570 T wsdisplay_resume
-ffffffff8236e650 T wsdisplay_resume_device
-ffffffff8236e6f0 T wsscrollback
-ffffffff8236e770 T wsdisplay_get_param
-ffffffff8236e8b0 T wsdisplay_set_param
-ffffffff8236e9b0 T wsdisplay_brightness_step
-ffffffff8236eb50 T wsdisplay_brightness_zero
-ffffffff8236ec60 T wsdisplay_brightness_cycle
-ffffffff8236ecd0 T motion_event
-ffffffff8236ed90 T button_event
-ffffffff8236ef20 T ctrl_event
-ffffffff8236f130 T mouse_moverel
-ffffffff8236f260 T mouse_zaxis
-ffffffff8236f2f0 T mouse_copy_end
-ffffffff8236f360 T mouse_copy_selection
-ffffffff8236f4b0 T mouse_copy_start
-ffffffff8236f620 T mouse_copy_word
-ffffffff8236f950 T mouse_copy_line
-ffffffff8236fab0 T mouse_paste
-ffffffff8236fb50 T mouse_copy_extend_after
-ffffffff8236fc50 T mouse_copy_extend
-ffffffff8236fce0 T inverse_char
-ffffffff8236fde0 T inverse_region
-ffffffff8236fe50 T skip_spc_right
-ffffffff8236ff40 T skip_spc_left
-ffffffff82370010 T skip_char_right
-ffffffff82370110 T skip_char_left
-ffffffff82370210 T class_cmp
-ffffffff823702e0 T remove_selection
-ffffffff82370380 T mouse_copy_extend_char
-ffffffff823706e0 T mouse_copy_extend_word
-ffffffff82370c90 T mouse_copy_extend_line
-ffffffff82370f40 T mouse_hide
-ffffffff82371000 T usl_sync_init
-ffffffff82371150 T usl_attachtimeout
-ffffffff823711c0 T usl_detachtimeout
-ffffffff82371230 T usl_sync_done
-ffffffff823712b0 T usl_sync_check
-ffffffff82371370 T usl_sync_get
-ffffffff823713c0 T usl_detachproc
-ffffffff82371450 T usl_detachack
-ffffffff823714e0 T usl_attachproc
-ffffffff82371570 T usl_attachack
-ffffffff82371600 T wsdisplay_usl_ioctl1
-ffffffff823717c0 T wsdisplay_usl_ioctl2
-ffffffff82372000 T filt_wseventdetach
-ffffffff82372050 T filt_wseventread
-ffffffff823720b0 T wsevent_init
-ffffffff82372150 T wsevent_fini
-ffffffff823721b0 T wsevent_read
-ffffffff82372340 T wsevent_kqfilter
-ffffffff82373000 T wskbd_match
-ffffffff82373050 T wskbd_attach
-ffffffff82373420 T wskbd_detach
-ffffffff82373670 T wskbd_activate
-ffffffff823736b0 T wskbd_mux_open
-ffffffff82373780 T wskbd_mux_close
-ffffffff82373810 T wskbd_do_ioctl
-ffffffff82373880 T wskbd_displayioctl
-ffffffff823738a0 T wskbd_set_display
-ffffffff823739e0 T wskbd_update_layout
-ffffffff82373a20 T wskbddevprint
-ffffffff82373a70 T wskbd_repeat
-ffffffff82373b10 T wskbd_brightness_task
-ffffffff82373b80 T wskbd_set_keymap
-ffffffff82373c00 T wskbd_cnattach
-ffffffff82373cf0 T wskbd_cngetc
-ffffffff82373e00 T wskbd_cnpollc
-ffffffff82373e60 T wskbd_cnbell
-ffffffff82373eb0 T wskbd_cndetach
-ffffffff82373f50 T wskbd_deliver_event
-ffffffff82374070 T wskbdopen
-ffffffff823741d0 T wskbd_input
-ffffffff82374330 T wskbd_translate
-ffffffff82374c00 T wskbd_rawinput
-ffffffff82374c40 T wskbd_enable
-ffffffff82374ce0 T wskbd_do_open
-ffffffff82374da0 T wskbdclose
-ffffffff82374eb0 T wskbdread
-ffffffff82374f70 T wskbdioctl
-ffffffff82375000 T wskbd_do_ioctl_sc
-ffffffff823750f0 T wskbd_displayioctl_sc
-ffffffff82375920 T wskbdkqfilter
-ffffffff82375980 T wskbd_pickfree
-ffffffff823759f0 T wskbd_set_console_display
-ffffffff82375a50 T wskbd_add_mux
-ffffffff82375ad0 T update_leds
-ffffffff82375b80 T update_modifier
-ffffffff82375c70 T change_displayparam
-ffffffff82375d30 T internal_command
-ffffffff82376210 T wskbd_debugger
-ffffffff82377000 T wskbd_compose_value
-ffffffff82377170 T ksym_upcase
-ffffffff823771f0 T fillmapentry
-ffffffff82377380 T wskbd_get_mapentry
-ffffffff82377580 T wskbd_init_keymap
-ffffffff82377620 T wskbd_load_keymap
-ffffffff82378000 T wsmouse_match
-ffffffff82378030 T wsmouse_attach
-ffffffff823780d0 T wsmouse_detach
-ffffffff823782b0 T wsmouse_activate
-ffffffff823782f0 T wsmouse_mux_open
-ffffffff823784a0 T wsmouse_mux_close
-ffffffff82378500 T wsmousedoioctl
-ffffffff82378570 T wsmousedevprint
-ffffffff823785c0 T wsmouseopen
-ffffffff82378820 T wsmouse_input_cleanup
-ffffffff823788c0 T wsmousedoopen
-ffffffff82378a70 T wsmouseclose
-ffffffff82378b50 T wsmouse_input_reset
-ffffffff82378c90 T wsmouseread
-ffffffff82378d50 T wsmouseioctl
-ffffffff82378dd0 T wsmouse_do_ioctl
-ffffffff82378f70 T wsmouse_param_ioctl
-ffffffff823790a0 T wsmouse_set_params
-ffffffff823793c0 T wsmouse_get_params
-ffffffff82379620 T wsmousekqfilter
-ffffffff82379680 T wsmouse_add_mux
-ffffffff82379700 T wsmouse_buttons
-ffffffff82379740 T wsmouse_motion
-ffffffff823797a0 T wsmouse_position
-ffffffff823798a0 T wsmouse_touch
-ffffffff82379930 T wsmouse_mtstate
-ffffffff82379b20 T wsmouse_set
-ffffffff82379e00 T wsmouse_touch_update
-ffffffff82379ea0 T wsmouse_mt_update
-ffffffff82379ee0 T wsmouse_hysteresis
-ffffffff82379f30 T wsmouse_ptr_ctrl
-ffffffff8237a080 T wsmouse_mt_convert
-ffffffff8237a1c0 T wsmouse_evq_put
-ffffffff8237a260 T wsmouse_btn_sync
-ffffffff8237a360 T wsmouse_motion_sync
-ffffffff8237a970 T wsmouse_touch_sync
-ffffffff8237ab60 T wsmouse_log_input
-ffffffff8237ad20 T wsmouse_log_events
-ffffffff8237ae60 T wsmouse_input_sync
-ffffffff8237b460 T wsmouse_id_to_slot
-ffffffff8237b540 T wsmouse_matching
-ffffffff8237bad0 T wsmouse_mtframe
-ffffffff8237be90 T wsmouse_mt_init
-ffffffff8237c000 T wsmouse_set_mode
-ffffffff8237c060 T wsmouse_get_hw
-ffffffff8237c090 T wsmouse_configure
-ffffffff8237d000 T wstpad_set_direction
-ffffffff8237d170 T wstpad_is_stable
-ffffffff8237d250 T wstpad_scroll_coords
-ffffffff8237d3e0 T wstpad_scroll
-ffffffff8237d570 T wstpad_f2scroll
-ffffffff8237d8b0 T wstpad_edgescroll
-ffffffff8237d9d0 T wstpad_get_sbtn
-ffffffff8237db50 T wstpad_softbuttons
-ffffffff8237dbe0 T wstpad_is_tap
-ffffffff8237dc60 T wstpad_tap_filter
-ffffffff8237dd10 T wstpad_tap_touch
-ffffffff8237df60 T wstpad_tap_button
-ffffffff8237dfb0 T wstpad_tap
-ffffffff8237e3e0 T wstpad_tap_sync
-ffffffff8237e440 T wstpad_tap_timeout
-ffffffff8237e670 T wstpad_click
-ffffffff8237e710 T wstpad_cmds
-ffffffff8237e980 T wstpad_mt_inputs
-ffffffff8237ed00 T wstpad_mt_masks
-ffffffff8237f1b0 T wstpad_touch_inputs
-ffffffff8237f3b0 T wstpad_process_input
-ffffffff8237f670 T wstpad_track_interval
-ffffffff8237f910 T wstpad_init_deceleration
-ffffffff8237f9e0 T wstpad_decelerate
-ffffffff8237fb50 T wstpad_filter
-ffffffff8237fe20 T wstpad_compat_convert
-ffffffff8237fec0 T wstpad_init
-ffffffff82380030 T wstpad_configure
-ffffffff82380770 T wstpad_reset
-ffffffff823807f0 T wstpad_cleanup
-ffffffff82380880 T wstpad_set_param
-ffffffff82380b60 T wstpad_get_param
-ffffffff82381000 T wsmux_mux_open
-ffffffff82381120 T wsmux_mux_close
-ffffffff823811e0 T wsmux_do_ioctl
-ffffffff82381810 T wsmux_do_displayioctl
-ffffffff82381930 T wsmux_evsrc_set_display
-ffffffff82381980 T wsmuxattach
-ffffffff823819b0 T wsmux_getmux
-ffffffff82381bf0 T wsmux_create
-ffffffff82381cc0 T wsmuxopen
-ffffffff82381e20 T wsmux_detach_sc
-ffffffff82381f30 T wsmux_do_open
-ffffffff82382020 T wsmuxclose
-ffffffff82382120 T wsmux_do_close
-ffffffff823821c0 T wsmuxread
-ffffffff82382240 T wsmuxioctl
-ffffffff82382270 T wsmux_add_mux
-ffffffff82382350 T wsmux_detach_sc_locked
-ffffffff82382440 T wsmuxkqfilter
-ffffffff823824a0 T wsmux_depth
-ffffffff82382540 T wsmux_attach_sc
-ffffffff82382700 T wsmux_set_display
-ffffffff82382830 T wsmux_get_layout
-ffffffff82382860 T wsmux_set_layout
-ffffffff82383000 T wsemul_pick
-ffffffff82383070 T wsemul_getname
-ffffffff82384000 T wsemul_getchar
-ffffffff823841d0 T wsemul_local_translate
-ffffffff82384490 T wsemul_utf8_translate
-ffffffff82385000 T wsemul_vt100_cnattach
-ffffffff82385200 T wsemul_vt100_attach
-ffffffff823854d0 T wsemul_vt100_output
-ffffffff823857b0 T wsemul_vt100_detach
-ffffffff823858e0 T wsemul_vt100_resetop
-ffffffff82385a90 T wsemul_vt100_output_esc
-ffffffff82386110 T wsemul_vt100_output_csi
-ffffffff82386240 T wsemul_vt100_output_scs94
-ffffffff82386300 T wsemul_vt100_output_scs94_percent
-ffffffff82386350 T wsemul_vt100_output_scs96
-ffffffff823864a0 T wsemul_vt100_output_scs96_percent
-ffffffff823864f0 T wsemul_vt100_output_esc_hash
-ffffffff82386850 T wsemul_vt100_output_esc_spc
-ffffffff82386880 T wsemul_vt100_output_string
-ffffffff823868f0 T wsemul_vt100_output_string_esc
-ffffffff82386940 T wsemul_vt100_output_dcs
-ffffffff823869e0 T wsemul_vt100_output_dcs_dollar
-ffffffff82386a40 T wsemul_vt100_output_esc_percent
-ffffffff82386aa0 T wsemul_vt100_init
-ffffffff82386b00 T wsemul_vt100_reset
-ffffffff82386c20 T wsemul_vt100_nextline
-ffffffff82386cb0 T wsemul_vt100_output_normal
-ffffffff82386ef0 T wsemul_vt100_output_c0c1
-ffffffff82387170 T wsemul_vt100_jump_scroll
-ffffffff82388000 T wsemul_vt100_scrollup
-ffffffff82388150 T wsemul_vt100_scrolldown
-ffffffff823882a0 T wsemul_vt100_ed
-ffffffff82388510 T wsemul_vt100_el
-ffffffff82388600 T wsemul_vt100_handle_csi
-ffffffff82389590 T vt100_ansimode
-ffffffff82389600 T vt100_decmode
-ffffffff82389730 T vt100_selectattribute
-ffffffff82389870 T wsemul_vt100_handle_dcs
-ffffffff8238a000 T vt100_initchartables
-ffffffff8238a200 T vt100_setnrc
-ffffffff8238b000 T wsemul_vt100_translate
-ffffffff8238c000 T pckbdprobe
-ffffffff8238c120 T pckbdattach
-ffffffff8238c300 T pckbdactivate
-ffffffff8238c390 T pckbd_enable
-ffffffff8238c4e0 T pckbd_set_leds
-ffffffff8238c570 T pckbd_ioctl
-ffffffff8238c6c0 T pckbd_cngetc
-ffffffff8238c8a0 T pckbd_cnpollc
-ffffffff8238c940 T pckbd_cnbell
-ffffffff8238c990 T pckbd_set_xtscancode
-ffffffff8238cb00 T pckbd_init
-ffffffff8238cb60 T pckbd_input
-ffffffff8238cdd0 T pckbd_scancode_translate
-ffffffff8238cea0 T pckbd_bell
-ffffffff8238cef0 T pckbd_hookup_bell
-ffffffff8238cf30 T pckbd_cnattach
-ffffffff8238d000 T pmsprobe
-ffffffff8238d0a0 T pmsattach
-ffffffff8238d280 T pmsactivate
-ffffffff8238d2e0 T pms_enable
-ffffffff8238d350 T pms_ioctl
-ffffffff8238d3a0 T pms_disable
-ffffffff8238d3e0 T pms_sec_enable
-ffffffff8238d450 T pms_sec_ioctl
-ffffffff8238d4a0 T pms_sec_disable
-ffffffff8238d4e0 T pms_ioctl_mouse
-ffffffff8238d600 T pms_sync_mouse
-ffffffff8238d660 T pms_proc_mouse
-ffffffff8238d700 T pms_enable_synaptics
-ffffffff8238db30 T pms_ioctl_synaptics
-ffffffff8238dc00 T pms_sync_synaptics
-ffffffff8238dc60 T pms_proc_synaptics
-ffffffff8238dfb0 T pms_disable_synaptics
-ffffffff8238e090 T pms_enable_alps
-ffffffff8238eb10 T pms_ioctl_alps
-ffffffff8238ebc0 T pms_sync_alps
-ffffffff8238ec60 T pms_proc_alps
-ffffffff8238eeb0 T pms_enable_elantech_v1
-ffffffff8238f0c0 T pms_ioctl_elantech
-ffffffff8238f180 T pms_sync_elantech_v1
-ffffffff8238f260 T pms_proc_elantech_v1
-ffffffff8238f3d0 T pms_enable_elantech_v2
-ffffffff8238f570 T pms_sync_elantech_v2
-ffffffff8238f670 T pms_proc_elantech_v2
-ffffffff8238f7e0 T pms_enable_elantech_v3
-ffffffff8238f980 T pms_sync_elantech_v3
-ffffffff8238fa00 T pms_proc_elantech_v3
-ffffffff8238fbe0 T pms_enable_elantech_v4
-ffffffff8238fde0 T pms_sync_elantech_v4
-ffffffff8238feb0 T pms_proc_elantech_v4
-ffffffff823901f0 T pms_enable_intelli
-ffffffff823903e0 T pms_cmd
-ffffffff82390450 T pms_spec_cmd
-ffffffff823906c0 T pms_set_scaling
-ffffffff82390750 T pms_set_resolution
-ffffffff823907e0 T pms_get_devid
-ffffffff82390870 T pms_get_status
-ffffffff82390900 T pms_set_rate
-ffffffff82390990 T pms_reset
-ffffffff82390a20 T pms_dev_enable
-ffffffff82390ae0 T pms_dev_disable
-ffffffff82390ba0 T pms_protocol_lookup
-ffffffff82390ca0 T pms_reset_detect
-ffffffff82390d20 T pms_reset_timo
-ffffffff82390d70 T pms_reset_task
-ffffffff82390e30 T pms_change_state
-ffffffff823911c0 T pmsinput
-ffffffff82391360 T synaptics_set_mode
-ffffffff82391460 T synaptics_query
-ffffffff82391550 T synaptics_get_hwinfo
-ffffffff82391d70 T synaptics_sec_proc
-ffffffff82391e40 T synaptics_knock
-ffffffff823920a0 T alps_sec_proc
-ffffffff823921c0 T alps_get_hwinfo
-ffffffff82392640 T elantech_set_absolute_mode_v1
-ffffffff823928a0 T elantech_set_absolute_mode_v2
-ffffffff82393080 T elantech_ps2_cmd
-ffffffff82393110 T elantech_set_absolute_mode_v3
-ffffffff82393630 T elantech_set_absolute_mode_v4
-ffffffff823939f0 T elantech_get_hwinfo_v1
-ffffffff82393bd0 T elantech_get_hwinfo_v2
-ffffffff82393f70 T elantech_get_hwinfo_v3
-ffffffff82394170 T elantech_get_hwinfo_v4
-ffffffff82394420 T elantech_knock
-ffffffff82395000 T wscnprobe
-ffffffff823950a0 T wscninit
-ffffffff82395150 T wscn_video_init
-ffffffff823951c0 T wscn_input_init
-ffffffff82395230 T wscnputc
-ffffffff82395240 T wscngetc
-ffffffff82395250 T wscnpollc
-ffffffff82396000 T skgpio_match
-ffffffff82396100 T skgpio_attach
-ffffffff82396360 T skgpio_gpio_read
-ffffffff823963b0 T skgpio_gpio_write
-ffffffff82396420 T skgpio_gpio_ctl
-ffffffff823964b0 T skgpio_led_read
-ffffffff82396500 T skgpio_led_write
-ffffffff82396530 T skgpio_led_ctl
-ffffffff82397000 T pctrattach
-ffffffff82397080 T pctropen
-ffffffff823970d0 T pctrclose
-ffffffff82397100 T pctrioctl
-ffffffff823973d0 T pctr_reload
-ffffffff82397510 T pctr_resume
-ffffffff82398000 T nvramattach
-ffffffff823980b0 T nvram_csum_valid
-ffffffff82398150 T nvramopen
-ffffffff823981a0 T nvramclose
-ffffffff823981d0 T nvramread
-ffffffff823982f0 T nvram_get_byte
-ffffffff82399000 T hid_start_parse
-ffffffff82399070 T hid_end_parse
-ffffffff823990b0 T hid_get_item
-ffffffff82399c70 T hid_report_size
-ffffffff82399dc0 T hid_locate
-ffffffff82399f30 T hid_get_data_sub
-ffffffff8239a050 T hid_get_data
-ffffffff8239a160 T hid_get_udata
-ffffffff8239a270 T hid_is_collection
-ffffffff8239b000 T hidkbd_attach
-ffffffff8239b0f0 T hidkbd_parse_desc
-ffffffff8239b460 T hidkbd_delayed_decode
-ffffffff8239b480 T hidkbd_attach_wskbd
-ffffffff8239b510 T hidkbd_detach
-ffffffff8239b5b0 T hidkbd_translate
-ffffffff8239b600 T hidkbd_apple_translate
-ffffffff8239b690 T hidkbd_apple_munge
-ffffffff8239b7f0 T hidkbd_apple_tb_munge
-ffffffff8239b9d0 T hidkbd_apple_iso_munge
-ffffffff8239bc10 T hidkbd_apple_mba_munge
-ffffffff8239bd70 T hidkbd_apple_iso_mba_munge
-ffffffff8239bfb0 T hidkbd_input
-ffffffff8239c0b0 T hidkbd_decode
-ffffffff8239c420 T hidkbd_enable
-ffffffff8239c460 T hidkbd_set_leds
-ffffffff8239c540 T hidkbd_ioctl
-ffffffff8239c5e0 T hidkbd_bell
-ffffffff8239c630 T hidkbd_cngetc
-ffffffff8239c6c0 T hidkbd_hookup_bell
-ffffffff8239d000 T hidms_setup
-ffffffff8239d5c0 T hidms_attach
-ffffffff8239d710 T hidms_detach
-ffffffff8239d750 T hidms_input
-ffffffff8239da00 T hidms_enable
-ffffffff8239da40 T hidms_ioctl
-ffffffff8239dc10 T hidms_disable
-ffffffff8239e000 T hidmt_get_resolution
-ffffffff8239e110 T hidmt_setup
-ffffffff8239e740 T hidmt_set_input_mode
-ffffffff8239e7d0 T hidmt_configure
-ffffffff8239e870 T hidmt_attach
-ffffffff8239e980 T hidmt_detach
-ffffffff8239e9c0 T hidmt_input
-ffffffff8239eeb0 T hidmt_enable
-ffffffff8239eef0 T hidmt_ioctl
-ffffffff8239efc0 T hidmt_disable
-ffffffff8239f000 T hidcc_match
-ffffffff8239f0e0 T hidcc_attach
-ffffffff8239f290 T hidcc_parse
-ffffffff8239f630 T hidcc_attach_wskbd
-ffffffff8239f6e0 T hidcc_detach
-ffffffff8239f790 T hidcc_intr
-ffffffff8239fb60 T hidcc_intr_slice
-ffffffff8239fc50 T hidcc_setbits
-ffffffff8239fe90 T hidcc_rawinput
-ffffffff8239ff30 T hidcc_input
-ffffffff8239ff90 T hidcc_bits_to_int
-ffffffff823a00c0 T hidcc_usage_to_sym
-ffffffff823a02d0 T hidcc_bit_to_sym
-ffffffff823a0320 T hidcc_enable
-ffffffff823a0340 T hidcc_set_leds
-ffffffff823a0370 T hidcc_ioctl
-ffffffff823a03e0 T hidcc_is_array
-ffffffff823a0430 T hidcc_parse_array
-ffffffff823a0540 T hidcc_add_key_volume
-ffffffff823a0660 T hidcc_add_key
-ffffffff823a0730 T hidcc_bits_to_volume
-ffffffff823a1000 T usb_match
-ffffffff823a1030 T usb_attach
-ffffffff823a1330 T usb_detach
-ffffffff823a13e0 T usb_activate
-ffffffff823a1500 T usb_create_task_threads
-ffffffff823a15a0 T usb_explore
-ffffffff823a1740 T usb_attach_roothub
-ffffffff823a17e0 T usb_needs_explore
-ffffffff823a1830 T usb_detach_roothub
-ffffffff823a1920 T usb_wait_task
-ffffffff823a19c0 T usb_abort_task_thread
-ffffffff823a1ab0 T usb_task_thread
-ffffffff823a1bd0 T usb_add_task
-ffffffff823a1cf0 T usb_rem_task
-ffffffff823a1db0 T usb_rem_wait_task
-ffffffff823a1ec0 T usbctlprint
-ffffffff823a1f10 T usbopen
-ffffffff823a1f80 T usbclose
-ffffffff823a1fb0 T usb_fill_udc_task
-ffffffff823a2050 T usb_fill_udf_task
-ffffffff823a20c0 T usbioctl
-ffffffff823a2670 T usb_needs_reattach
-ffffffff823a26c0 T usb_schedsoftintr
-ffffffff823a2790 T usb_tap
-ffffffff823a3000 T usbd_is_dying
-ffffffff823a3040 T usbd_deactivate
-ffffffff823a3070 T usbd_ref_incr
-ffffffff823a30a0 T usbd_ref_decr
-ffffffff823a30e0 T usbd_ref_wait
-ffffffff823a3160 T usbd_get_devcnt
-ffffffff823a3190 T usbd_claim_iface
-ffffffff823a31d0 T usbd_iface_claimed
-ffffffff823a3210 T usbd_open_pipe
-ffffffff823a3300 T usbd_open_pipe_ival
-ffffffff823a33f0 T usbd_open_pipe_intr
-ffffffff823a3640 T usbd_alloc_xfer
-ffffffff823a36c0 T usbd_setup_xfer
-ffffffff823a3730 T usbd_transfer
-ffffffff823a39c0 T usbd_free_xfer
-ffffffff823a3a40 T usbd_close_pipe
-ffffffff823a3bb0 T usbd_abort_pipe
-ffffffff823a3c20 T usb_transfer_complete
-ffffffff823a3ea0 T usbd_dopoll
-ffffffff823a3ec0 T usbd_alloc_buffer
-ffffffff823a3f50 T usbd_free_buffer
-ffffffff823a3f90 T usbd_setup_default_xfer
-ffffffff823a4010 T usbd_setup_isoc_xfer
-ffffffff823a4140 T usbd_get_xfer_status
-ffffffff823a41a0 T usbd_get_config_descriptor
-ffffffff823a41f0 T usbd_get_interface_descriptor
-ffffffff823a4240 T usbd_get_device_descriptor
-ffffffff823a4270 T usbd_interface2endpoint_descriptor
-ffffffff823a42c0 T usbd_clear_endpoint_stall
-ffffffff823a4350 T usbd_clear_endpoint_toggle
-ffffffff823a4390 T usbd_do_request
-ffffffff823a43b0 T usbd_clear_endpoint_stall_async
-ffffffff823a4470 T usbd_request_async
-ffffffff823a4580 T usbd_device2interface_handle
-ffffffff823a4610 T usbd_set_interface
-ffffffff823a46f0 T usbd_get_no_alts
-ffffffff823a4760 T usbd_get_interface_altindex
-ffffffff823a4790 T usbd_start_next
-ffffffff823a4860 T usb_insert_transfer
-ffffffff823a4910 T usbd_do_request_flags
-ffffffff823a4b90 T usbd_request_async_cb
-ffffffff823a4c10 T usbd_get_quirks
-ffffffff823a4c60 T usbd_set_polling
-ffffffff823a4cc0 T usbd_get_endpoint_descriptor
-ffffffff823a4d20 T usbd_ratecheck
-ffffffff823a4d40 T usbd_match_device
-ffffffff823a4db0 T usbd_desc_iter_init
-ffffffff823a4e20 T usbd_desc_iter_next
-ffffffff823a4ea0 T usbd_str
-ffffffff823a5000 T usbd_get_desc
-ffffffff823a5070 T usbd_get_device_status
-ffffffff823a50c0 T usbd_get_hub_descriptor
-ffffffff823a5130 T usbd_get_hub_ss_descriptor
-ffffffff823a51a0 T usbd_get_port_status
-ffffffff823a51f0 T usbd_set_hub_depth
-ffffffff823a5240 T usbd_clear_port_feature
-ffffffff823a5290 T usbd_clear_endpoint_feature
-ffffffff823a52e0 T usbd_set_port_feature
-ffffffff823a5330 T usbd_set_idle
-ffffffff823a5390 T usbd_get_report_descriptor
-ffffffff823a53e0 T usbd_get_hid_descriptor
-ffffffff823a5460 T usbd_get_config
-ffffffff823a54b0 T usb_detach_wait
-ffffffff823a5530 T usb_detach_wakeup
-ffffffff823a6000 T usb_block_allocmem
-ffffffff823a6260 T usb_block_freemem
-ffffffff823a62c0 T usb_allocmem
-ffffffff823a6500 T usb_freemem
-ffffffff823a65c0 T usb_syncmem
-ffffffff823a7000 T usbd_errstr
-ffffffff823a7070 T usbd_get_string_desc
-ffffffff823a7130 T usbd_get_string
-ffffffff823a7320 T usbd_cache_devinfo
-ffffffff823a7680 T usbd_printBCD
-ffffffff823a7710 T usbd_devinfo
-ffffffff823a78b0 T usb_delay_ms
-ffffffff823a7910 T usbd_delay_ms
-ffffffff823a79d0 T usbd_port_disown_to_1_1
-ffffffff823a7af0 T usbd_reset_port
-ffffffff823a7cb0 T usbd_find_idesc
-ffffffff823a7d60 T usbd_find_edesc
-ffffffff823a7e70 T usbd_fill_iface_data
-ffffffff823a80e0 T usbd_parse_idesc
-ffffffff823a8200 T usbd_free_iface_data
-ffffffff823a8270 T usbd_set_config
-ffffffff823a82c0 T usbd_set_config_no
-ffffffff823a8390 T usbd_set_config_index
-ffffffff823a8850 T usbd_setup_pipe
-ffffffff823a8940 T usbd_set_address
-ffffffff823a8a00 T usbd_getnewaddr
-ffffffff823a8a90 T usbd_probe_and_attach
-ffffffff823a9010 T usbd_print
-ffffffff823a9120 T usbd_new_device
-ffffffff823a99a0 T usbd_reload_device_desc
-ffffffff823a9a10 T usb_free_device
-ffffffff823a9b80 T usbd_fill_deviceinfo
-ffffffff823a9ee0 T usbd_get_cdesc
-ffffffff823aa000 T usbd_detach
-ffffffff823ab000 T usbd_find_quirk
-ffffffff823ac000 T uhub_match
-ffffffff823ac060 T uhub_attach
-ffffffff823ac520 T uhub_detach
-ffffffff823ac650 T uhub_explore
-ffffffff823ac8f0 T uhub_intr
-ffffffff823aca40 T uhub_port_connect
-ffffffff823ad000 T uaudio_match
-ffffffff823ad070 T uaudio_attach
-ffffffff823ad1d0 T uaudio_detach
-ffffffff823ad380 T uaudio_open
-ffffffff823ad480 T uaudio_close
-ffffffff823ad4a0 T uaudio_set_params
-ffffffff823adb90 T uaudio_halt_output
-ffffffff823adbe0 T uaudio_halt_input
-ffffffff823adc30 T uaudio_set_port
-ffffffff823adc90 T uaudio_get_port
-ffffffff823adcf0 T uaudio_query_devinfo
-ffffffff823add50 T uaudio_trigger_output
-ffffffff823addd0 T uaudio_trigger_input
-ffffffff823ade50 T uaudio_copy_output
-ffffffff823adea0 T uaudio_underrun
-ffffffff823adec0 T uaudio_set_blksz
-ffffffff823adf90 T uaudio_sign_expand
-ffffffff823adfd0 T uaudio_req
-ffffffff823ae060 T uaudio_getnum
-ffffffff823ae1b0 T uaudio_getdesc
-ffffffff823ae220 T uaudio_unit_byid
-ffffffff823ae260 T uaudio_tname
-ffffffff823ae3d0 T uaudio_clkname
-ffffffff823ae410 T uaudio_mkname
-ffffffff823ae530 T uaudio_feature_fixup
-ffffffff823ae680 T uaudio_ranges_init
-ffffffff823ae6c0 T uaudio_ranges_add
-ffffffff823ae780 T uaudio_ranges_clear
-ffffffff823ae7f0 T uaudio_ranges_decode
-ffffffff823ae880 T uaudio_ranges_encode
-ffffffff823ae900 T uaudio_ranges_getrates
-ffffffff823ae9f0 T uaudio_rates_indexof
-ffffffff823aea70 T uaudio_req_ranges
-ffffffff823af0a0 T uaudio_alt_getrates
-ffffffff823af180 T uaudio_clock_id
-ffffffff823af200 T uaudio_getrates
-ffffffff823af2e0 T uaudio_feature_addent
-ffffffff823af4a0 T uaudio_process_srcs
-ffffffff823af590 T uaudio_process_unit
-ffffffff823b0190 T uaudio_process_nch
-ffffffff823b0240 T uaudio_unit_getdesc
-ffffffff823b0310 T uaudio_setname_dsts
-ffffffff823b03c0 T uaudio_setname_srcs
-ffffffff823b0470 T uaudio_setname_middle
-ffffffff823b0530 T uaudio_mixer_nchan
-ffffffff823b05e0 T uaudio_mixer_skip
-ffffffff823b0650 T uaudio_mixer_byindex
-ffffffff823b0780 T uaudio_process_header
-ffffffff823b0830 T uaudio_process_ac_ep
-ffffffff823b08f0 T uaudio_process_ac
-ffffffff823b11c0 T uaudio_process_as_ep
-ffffffff823b1320 T uaudio_process_as_general
-ffffffff823b1430 T uaudio_process_as_format
-ffffffff823b1990 T uaudio_process_as
-ffffffff823b1d60 T uaudio_fixup_params
-ffffffff823b1ee0 T uaudio_process_conf
-ffffffff823b20a0 T uaudio_xfer_alloc
-ffffffff823b2150 T uaudio_xfer_free
-ffffffff823b21d0 T uaudio_stream_close
-ffffffff823b2380 T uaudio_stream_open
-ffffffff823b2ac0 T uaudio_adjspf
-ffffffff823b2bb0 T uaudio_pdata_copy
-ffffffff823b2d70 T uaudio_pdata_calcsizes
-ffffffff823b2e70 T uaudio_pdata_xfer
-ffffffff823b2f60 T uaudio_pdata_intr
-ffffffff823b31d0 T uaudio_psync_xfer
-ffffffff823b32e0 T uaudio_psync_intr
-ffffffff823b33f0 T uaudio_rdata_xfer
-ffffffff823b35e0 T uaudio_rdata_intr
-ffffffff823b39d0 T uaudio_trigger
-ffffffff823b3c10 T uaudio_print
-ffffffff823b3d80 T uaudio_get_port_do
-ffffffff823b4020 T uaudio_set_port_do
-ffffffff823b4270 T uaudio_query_devinfo_do
-ffffffff823b5000 T uvideo_match
-ffffffff823b50c0 T uvideo_attach
-ffffffff823b5320 T uvideo_detach
-ffffffff823b5420 T uvideo_open
-ffffffff823b54c0 T uvideo_close
-ffffffff823b5650 T uvideo_querycap
-ffffffff823b5760 T uvideo_enum_fmt
-ffffffff823b5880 T uvideo_enum_fsizes
-ffffffff823b5900 T uvideo_enum_fivals
-ffffffff823b5a70 T uvideo_s_fmt
-ffffffff823b5c10 T uvideo_g_fmt
-ffffffff823b5c80 T uvideo_s_parm
-ffffffff823b5cf0 T uvideo_g_parm
-ffffffff823b5d40 T uvideo_enum_input
-ffffffff823b5da0 T uvideo_s_input
-ffffffff823b5dd0 T uvideo_g_input
-ffffffff823b5e00 T uvideo_reqbufs
-ffffffff823b5f70 T uvideo_querybuf
-ffffffff823b5fe0 T uvideo_qbuf
-ffffffff823b6040 T uvideo_dqbuf
-ffffffff823b6120 T uvideo_streamon
-ffffffff823b61d0 T uvideo_streamoff
-ffffffff823b6270 T uvideo_try_fmt
-ffffffff823b6390 T uvideo_queryctrl
-ffffffff823b67d0 T uvideo_g_ctrl
-ffffffff823b6a00 T uvideo_s_ctrl
-ffffffff823b6c20 T uvideo_mappage
-ffffffff823b6c80 T uvideo_get_bufsize
-ffffffff823b6cb0 T uvideo_start_read
-ffffffff823b6d80 T uvideo_ucode_loader_ricoh
-ffffffff823b6f90 T uvideo_ucode_loader_apple_isight
-ffffffff823b71d0 T uvideo_vs_close
-ffffffff823b7250 T uvideo_vs_free_bulk
-ffffffff823b72e0 T uvideo_vs_free_isoc
-ffffffff823b7410 T uvideo_vs_free_frame
-ffffffff823b74e0 T uvideo_attach_hook
-ffffffff823b7620 T uvideo_vs_decode_stream_header_isight
-ffffffff823b7780 T uvideo_vs_decode_stream_header
-ffffffff823b78f0 T uvideo_vc_parse_desc
-ffffffff823b7ad0 T uvideo_vs_parse_desc
-ffffffff823b7cc0 T uvideo_vs_negotiation
-ffffffff823b80d0 T uvideo_desc_len
-ffffffff823b8140 T uvideo_vc_parse_desc_header
-ffffffff823b81e0 T uvideo_vc_parse_desc_pu
-ffffffff823b8250 T uvideo_vc_get_ctrl
-ffffffff823b82d0 T uvideo_vc_set_ctrl
-ffffffff823b8350 T uvideo_find_ctrl
-ffffffff823b8440 T uvideo_has_ctrl
-ffffffff823b8490 T uvideo_vs_parse_desc_input_header
-ffffffff823b8500 T uvideo_vs_parse_desc_format
-ffffffff823b86c0 T uvideo_vs_parse_desc_frame
-ffffffff823b87a0 T uvideo_vs_parse_desc_alt
-ffffffff823b8980 T uvideo_vs_parse_desc_format_mjpeg
-ffffffff823b8a60 T uvideo_vs_parse_desc_format_uncompressed
-ffffffff823b8c10 T uvideo_vs_parse_desc_frame_sub
-ffffffff823b8d40 T uvideo_vs_set_alt
-ffffffff823b8ee0 T uvideo_find_res
-ffffffff823b8fb0 T uvideo_vs_set_probe
-ffffffff823b9050 T uvideo_vs_get_probe
-ffffffff823b9100 T uvideo_vs_set_commit
-ffffffff823b91a0 T uvideo_vs_alloc_frame
-ffffffff823b9270 T uvideo_vs_alloc_isoc
-ffffffff823b9400 T uvideo_vs_alloc_bulk
-ffffffff823b94c0 T uvideo_vs_open
-ffffffff823b9640 T uvideo_vs_init
-ffffffff823b97c0 T uvideo_vs_start_bulk
-ffffffff823b9840 T uvideo_vs_start_bulk_thread
-ffffffff823b98f0 T uvideo_vs_start_isoc
-ffffffff823b9ae0 T uvideo_vs_start_isoc_ixfer
-ffffffff823b9ba0 T uvideo_vs_cb
-ffffffff823b9cd0 T uvideo_mmap_queue
-ffffffff823b9e20 T uvideo_read
-ffffffff823b9e70 T uvideo_usb_control
-ffffffff823ba000 T utvfu_set_regs
-ffffffff823ba0b0 T utvfu_max_frame_size
-ffffffff823ba0f0 T utvfu_configure_for_norm
-ffffffff823ba180 T utvfu_select_input
-ffffffff823ba340 T utvfu_select_norm
-ffffffff823ba490 T utvfu_setup_capture
-ffffffff823ba550 T utvfu_chunk_to_vbuf
-ffffffff823ba610 T utvfu_image_chunk
-ffffffff823ba7d0 T utvfu_mmap_queue
-ffffffff823ba8f0 T utvfu_read
-ffffffff823ba940 T utvfu_start_capture
-ffffffff823baa70 T utvfu_audio_stop
-ffffffff823bab60 T utvfu_audio_start
-ffffffff823bad10 T utvfu_querycap
-ffffffff823bae10 T utvfu_enum_input
-ffffffff823baea0 T utvfu_enum_fmt_vid_cap
-ffffffff823baf00 T utvfu_enum_fsizes
-ffffffff823baf70 T utvfu_g_fmt
-ffffffff823bafe0 T utvfu_s_fmt
-ffffffff823bb020 T utvfu_g_std
-ffffffff823bb060 T utvfu_s_std
-ffffffff823bb0a0 T utvfu_g_input
-ffffffff823bb0d0 T utvfu_s_input
-ffffffff823bb0e0 T utvfu_audio_decode
-ffffffff823bb270 T utvfu_audio_start_chip
-ffffffff823bb310 T utvfu_audio_stop_chip
-ffffffff823bb3b0 T utvfu_match
-ffffffff823bb500 T utvfu_attach
-ffffffff823bb630 T utvfu_detach
-ffffffff823bb710 T utvfu_open
-ffffffff823bb820 T utvfu_close
-ffffffff823bb860 T utvfu_s_parm
-ffffffff823bb8a0 T utvfu_g_parm
-ffffffff823bb920 T utvfu_reqbufs
-ffffffff823bba90 T utvfu_querybuf
-ffffffff823bbaf0 T utvfu_qbuf
-ffffffff823bbb60 T utvfu_dqbuf
-ffffffff823bbc50 T utvfu_streamon
-ffffffff823bbca0 T utvfu_streamoff
-ffffffff823bbd10 T utvfu_queryctrl
-ffffffff823bbd40 T utvfu_mappage
-ffffffff823bbd90 T utvfu_get_bufsize
-ffffffff823bbdd0 T utvfu_start_read
-ffffffff823bbe30 T utvfu_audio_open
-ffffffff823bbf10 T utvfu_audio_close
-ffffffff823bbf90 T utvfu_audio_set_params
-ffffffff823bc030 T utvfu_audio_halt_out
-ffffffff823bc060 T utvfu_audio_halt_in
-ffffffff823bc120 T utvfu_audio_mixer_set_port
-ffffffff823bc180 T utvfu_audio_mixer_get_port
-ffffffff823bc1e0 T utvfu_audio_query_devinfo
-ffffffff823bc2a0 T utvfu_audio_trigger_output
-ffffffff823bc2e0 T utvfu_audio_trigger_input
-ffffffff823bc3c0 T utvfu_parse_desc
-ffffffff823bc4d0 T utvfu_as_free
-ffffffff823bc560 T utvfu_vs_free
-ffffffff823bc6c0 T utvfu_vs_init
-ffffffff823bc770 T utvfu_as_open
-ffffffff823bc860 T utvfu_vs_open
-ffffffff823bc950 T utvfu_as_close
-ffffffff823bc9c0 T utvfu_vs_close
-ffffffff823bca10 T utvfu_as_start_bulk
-ffffffff823bcac0 T utvfu_as_bulk_thread
-ffffffff823bcba0 T utvfu_vs_start_isoc
-ffffffff823bcef0 T utvfu_vs_start_isoc_ixfer
-ffffffff823bcfb0 T utvfu_vs_cb
-ffffffff823bd130 T utvfu_find_queued
-ffffffff823bd1a0 T utvfu_audio_clear_client
-ffffffff823bd210 T utvfu_as_free_bulk
-ffffffff823bd260 T utvfu_vs_free_isoc
-ffffffff823bd2f0 T utvfu_vs_free_frame
-ffffffff823bd3d0 T utvfu_as_init
-ffffffff823bd480 T utvfu_as_alloc_bulk
-ffffffff823bd520 T utvfu_vs_alloc_isoc
-ffffffff823bd630 T utvfu_vs_alloc_frame
-ffffffff823be000 T udl_match
-ffffffff823be070 T udl_attach
-ffffffff823be380 T udl_detach
-ffffffff823be480 T udl_activate
-ffffffff823be4c0 T udl_ioctl
-ffffffff823be760 T udl_mmap
-ffffffff823be890 T udl_alloc_screen
-ffffffff823beac0 T udl_free_screen
-ffffffff823beb20 T udl_show_screen
-ffffffff823beb50 T udl_load_font
-ffffffff823beb70 T udl_list_font
-ffffffff823beb90 T udl_burner
-ffffffff823bec80 T udl_select_chip
-ffffffff823beed0 T udl_cmd_alloc_xfer
-ffffffff823bef90 T udl_cmd_alloc_buf
-ffffffff823bf030 T udl_cmd_set_xfer_type
-ffffffff823bf060 T udl_init_chip
-ffffffff823bf2b0 T udl_select_mode
-ffffffff823bf5a0 T udl_init_resolution
-ffffffff823bf960 T udl_attach_hook
-ffffffff823bfae0 T udl_load_huffman
-ffffffff823bfb70 T udl_fb_buf_write
-ffffffff823bfce0 T udl_fb_block_write
-ffffffff823bfde0 T udl_fb_line_write
-ffffffff823bfe80 T udl_fb_off_write
-ffffffff823c0040 T udl_fb_block_copy
-ffffffff823c0150 T udl_fb_line_copy
-ffffffff823c01f0 T udl_fb_off_copy
-ffffffff823c0350 T udl_fb_buf_write_comp
-ffffffff823c05e0 T udl_fb_block_write_comp
-ffffffff823c06e0 T udl_fb_line_write_comp
-ffffffff823c0780 T udl_fb_off_write_comp
-ffffffff823c0a40 T udl_fb_block_copy_comp
-ffffffff823c0b50 T udl_fb_line_copy_comp
-ffffffff823c0bf0 T udl_fb_off_copy_comp
-ffffffff823c1070 T udl_cmd_free_buf
-ffffffff823c10e0 T udl_cmd_free_xfer
-ffffffff823c1200 T udl_free_huffman
-ffffffff823c1270 T udl_fbmem_free
-ffffffff823c12e0 T udl_clear_screen
-ffffffff823c13c0 T udl_damage
-ffffffff823c1590 T udl_fbmem_alloc
-ffffffff823c1650 T udl_copycols
-ffffffff823c17b0 T udl_copyrows
-ffffffff823c1900 T udl_erasecols
-ffffffff823c1a30 T udl_eraserows
-ffffffff823c1b60 T udl_putchar
-ffffffff823c1ca0 T udl_do_cursor
-ffffffff823c1e30 T udl_cmd_write_reg_1
-ffffffff823c1ec0 T udl_cmd_send_async
-ffffffff823c20d0 T udl_cmd_save_offset
-ffffffff823c2110 T udl_cmd_restore_offset
-ffffffff823c2150 T udl_draw_char
-ffffffff823c22d0 T udl_draw_image
-ffffffff823c2450 T udl_ctrl_msg
-ffffffff823c24f0 T udl_poll
-ffffffff823c25d0 T udl_read_1
-ffffffff823c26b0 T udl_write_1
-ffffffff823c2780 T udl_read_edid
-ffffffff823c2910 T udl_lookup_mode
-ffffffff823c29c0 T udl_set_enc_key
-ffffffff823c2a90 T udl_set_decomp_table
-ffffffff823c2ba0 T udl_cmd_insert_int_1
-ffffffff823c2be0 T udl_cmd_insert_int_4
-ffffffff823c2c50 T udl_cmd_insert_buf
-ffffffff823c2cb0 T udl_cmd_send
-ffffffff823c2dd0 T udl_cmd_insert_int_2
-ffffffff823c2e40 T udl_cmd_insert_int_3
-ffffffff823c2eb0 T udl_cmd_insert_buf_comp
-ffffffff823c3190 T udl_cmd_insert_head_comp
-ffffffff823c33c0 T udl_cmd_insert_check
-ffffffff823c3420 T udl_cmd_write_reg_3
-ffffffff823c3590 T udl_cmd_send_async_cb
-ffffffff823c3650 T udl_init_fb_offsets
-ffffffff823c4000 t umidi_open
-ffffffff823c4100 t umidi_close
-ffffffff823c4180 t umidi_output
-ffffffff823c4550 t umidi_flush
-ffffffff823c4640 t umidi_getinfo
-ffffffff823c4690 T umidi_match
-ffffffff823c4720 T umidi_attach
-ffffffff823c5a50 T umidi_detach
-ffffffff823c5d80 T umidi_activate
-ffffffff823c5e40 t unbind_all_jacks
-ffffffff823c5f50 t out_intr
-ffffffff823c6060 t in_intr
-ffffffff823c7000 T umidi_search_quirk
-ffffffff823c70b0 T umidi_print_quirk
-ffffffff823c7170 T umidi_get_quirk_data_from_type
-ffffffff823c8000 T ucom_match
-ffffffff823c8030 T ucom_attach
-ffffffff823c8130 T ucom_detach
-ffffffff823c8350 T ucom_lock
-ffffffff823c8370 T ucom_unlock
-ffffffff823c8390 T ucomstart
-ffffffff823c8550 T ucomparam
-ffffffff823c86b0 T ucomopen
-ffffffff823c8780 T ucom_shutdown
-ffffffff823c8850 T ucom_dtr
-ffffffff823c88b0 T ucom_rts
-ffffffff823c8910 T ucom_do_open
-ffffffff823c8f70 T ucom_cleanup
-ffffffff823c90d0 T ucom_status_change
-ffffffff823c91b0 T ucomstartread
-ffffffff823c9230 T ucom_hwiflow
-ffffffff823c9260 T ucomclose
-ffffffff823c9300 T ucom_do_close
-ffffffff823c93f0 T ucomread
-ffffffff823c94b0 T ucomwrite
-ffffffff823c9570 T ucomtty
-ffffffff823c95c0 T ucomioctl
-ffffffff823c9680 T ucom_do_ioctl
-ffffffff823c9970 T ucom_break
-ffffffff823c99d0 T tiocm_to_ucom
-ffffffff823c9af0 T ucom_to_tiocm
-ffffffff823c9b50 T ucomwritecb
-ffffffff823c9c70 T ucomstop
-ffffffff823c9ca0 T ucomreadcb
-ffffffff823c9e80 T ucomprint
-ffffffff823c9ee0 T ucomsubmatch
-ffffffff823ca000 T ugen_match
-ffffffff823ca040 T ugen_attach
-ffffffff823ca120 T ugen_detach
-ffffffff823ca350 T ugen_set_config
-ffffffff823ca5a0 T ugenopen
-ffffffff823cab30 T ugen_clear_iface_eps
-ffffffff823cac60 T ugenintr
-ffffffff823cad00 T ugen_isoc_rintr
-ffffffff823cb020 T ugenclose
-ffffffff823cb0d0 T ugen_do_close
-ffffffff823cb360 T ugen_do_read
-ffffffff823cb800 T ugenread
-ffffffff823cb880 T ugen_do_write
-ffffffff823cbb20 T ugenwrite
-ffffffff823cbba0 T ugen_set_interface
-ffffffff823cbd30 T ugen_get_alt_index
-ffffffff823cbd90 T ugen_do_ioctl
-ffffffff823cc510 T ugenioctl
-ffffffff823cc5a0 T filt_ugenrdetach
-ffffffff823cc5f0 T filt_ugenread_intr
-ffffffff823cc630 T filt_ugenread_isoc
-ffffffff823cc690 T ugenkqfilter
-ffffffff823cd000 T uhidev_match
-ffffffff823cd0b0 T uhidev_attach
-ffffffff823cd770 T uhidev_detach
-ffffffff823cd8e0 T uhidev_activate
-ffffffff823cd9a0 T uhidev_use_rdesc
-ffffffff823cdaf0 T uhidev_maxrepid
-ffffffff823cdba0 T uhidevprint
-ffffffff823cdc00 T uhidev_set_report
-ffffffff823cdd70 T uhidev_intr
-ffffffff823cde70 T uhidev_get_report_desc
-ffffffff823cdeb0 T uhidev_open
-ffffffff823ce140 T uhidev_close
-ffffffff823ce240 T uhidev_report_type_conv
-ffffffff823ce280 T uhidev_set_report_async_cb
-ffffffff823ce2c0 T uhidev_set_report_async
-ffffffff823ce430 T uhidev_get_report
-ffffffff823ce520 T uhidev_get_report_async_cb
-ffffffff823ce5d0 T uhidev_get_report_async
-ffffffff823ce700 T uhidev_write
-ffffffff823ce7a0 T uhidev_ioctl
-ffffffff823ce9b0 T uhidev_set_report_dev
-ffffffff823cf000 T uhid_match
-ffffffff823cf040 T uhid_attach
-ffffffff823cf120 T uhid_detach
-ffffffff823cf210 T uhid_lookup
-ffffffff823cf2c0 T uhidopen
-ffffffff823cf2e0 T uhid_intr
-ffffffff823cf340 T uhid_do_open
-ffffffff823cf480 T uhidclose
-ffffffff823cf580 T uhid_do_read
-ffffffff823cf6e0 T uhidread
-ffffffff823cf7c0 T uhid_do_write
-ffffffff823cf880 T uhidwrite
-ffffffff823cfa00 T uhid_do_ioctl
-ffffffff823cfac0 T uhidioctl
-ffffffff823cfc30 T filt_uhidrdetach
-ffffffff823cfc80 T filt_uhidread
-ffffffff823cfcc0 T uhidkqfilter
-ffffffff823d0000 T fido_match
-ffffffff823d0080 T fidoopen
-ffffffff823d00a0 T fidoioctl
-ffffffff823d1000 T ujoy_match
-ffffffff823d10a0 T ujoy_hid_is_collection
-ffffffff823d1190 T ujoyopen
-ffffffff823d11d0 T ujoyioctl
-ffffffff823d2000 T ukbd_cngetc
-ffffffff823d2070 T ukbd_cnpollc
-ffffffff823d20c0 T ukbd_cnbell
-ffffffff823d20e0 T ukbd_debugger
-ffffffff823d2100 T ukbd_enable
-ffffffff823d2190 T ukbd_set_leds
-ffffffff823d2220 T ukbd_ioctl
-ffffffff823d2340 T ukbd_match
-ffffffff823d23c0 T ukbd_attach
-ffffffff823d2780 T ukbd_detach
-ffffffff823d27e0 T ukbd_intr
-ffffffff823d2820 T ukbd_db_enter
-ffffffff823d2830 T ukbd_cnattach
-ffffffff823d3000 T ums_enable
-ffffffff823d3080 T ums_ioctl
-ffffffff823d3120 T ums_disable
-ffffffff823d3180 T ums_match
-ffffffff823d3260 T ums_attach
-ffffffff823d3540 T ums_detach
-ffffffff823d3560 T ums_intr
-ffffffff823d35a0 T ums_fix_elecom_descriptor
-ffffffff823d4000 T umt_enable
-ffffffff823d4080 T umt_ioctl
-ffffffff823d4110 T umt_disable
-ffffffff823d4170 T umt_match
-ffffffff823d4230 T umt_attach
-ffffffff823d43d0 T umt_detach
-ffffffff823d43f0 T umt_find_winptp_reports
-ffffffff823d4610 T umt_intr
-ffffffff823d4650 T umt_hidev_get_report
-ffffffff823d46a0 T umt_hidev_set_report
-ffffffff823d5000 T uts_enable
-ffffffff823d50f0 T uts_ioctl
-ffffffff823d52b0 T uts_disable
-ffffffff823d5350 T uts_match
-ffffffff823d53e0 T uts_attach
-ffffffff823d55a0 T uts_detach
-ffffffff823d5620 T uts_activate
-ffffffff823d5690 T uts_intr
-ffffffff823d57b0 T uts_get_pos
-ffffffff823d6000 T ubcmtp_enable
-ffffffff823d60b0 T ubcmtp_ioctl
-ffffffff823d6190 T ubcmtp_disable
-ffffffff823d6280 T ubcmtp_match
-ffffffff823d6340 T ubcmtp_attach
-ffffffff823d65c0 T ubcmtp_detach
-ffffffff823d6600 T ubcmtp_activate
-ffffffff823d6670 T ubcmtp_configure
-ffffffff823d66f0 T ubcmtp_raw_mode
-ffffffff823d6840 T ubcmtp_setup_pipes
-ffffffff823d6a30 T ubcmtp_bt_intr
-ffffffff823d6b00 T ubcmtp_tp_intr
-ffffffff823d7000 T ucycom_set
-ffffffff823d7090 T ucycom_param
-ffffffff823d71f0 T ucycom_open
-ffffffff823d72d0 T ucycom_close
-ffffffff823d7390 T ucycom_read
-ffffffff823d7410 T ucycom_write
-ffffffff823d74d0 T ucycom_match
-ffffffff823d7540 T ucycom_attach
-ffffffff823d76f0 T ucycom_detach
-ffffffff823d7750 T ucycom_intr
-ffffffff823d7850 T ucycom_get_status
-ffffffff823d8000 T uslhcom_get_status
-ffffffff823d8070 T uslhcom_set
-ffffffff823d8100 T uslhcom_param
-ffffffff823d81c0 T uslhcom_open
-ffffffff823d8260 T uslhcom_close
-ffffffff823d8310 T uslhcom_read
-ffffffff823d8350 T uslhcom_write
-ffffffff823d83b0 T uslhcom_match
-ffffffff823d8420 T uslhcom_attach
-ffffffff823d8680 T uslhcom_detach
-ffffffff823d86e0 T uslhcom_intr
-ffffffff823d8790 T uslhcom_uart_endis
-ffffffff823d87f0 T uslhcom_get_version
-ffffffff823d8850 T uslhcom_clear_fifo
-ffffffff823d88b0 T uslhcom_get_uart_status
-ffffffff823d8910 T uslhcom_set_break
-ffffffff823d8970 T uslhcom_set_config
-ffffffff823d89d0 T uslhcom_set_baud_rate
-ffffffff823d8a00 T uslhcom_create_config
-ffffffff823d8a80 T uslhcom_setup
-ffffffff823d9000 T ulpt_ucode_loader_hp
-ffffffff823d91f0 T ulpt_match
-ffffffff823d9260 T ulpt_attach
-ffffffff823d9520 T ulpt_detach
-ffffffff823d9620 T ulpt_load_firmware
-ffffffff823d96b0 T ulptopen
-ffffffff823d99e0 T ulpt_status
-ffffffff823d9a50 T ulpt_reset
-ffffffff823d9ad0 t ulpt_input
-ffffffff823d9b00 T ulpt_statusmsg
-ffffffff823d9ba0 T ulptclose
-ffffffff823d9c50 T ulpt_do_write
-ffffffff823d9e10 T ulptwrite
-ffffffff823da000 T umass_match
-ffffffff823da0a0 T umass_attach
-ffffffff823da5d0 T umass_detach
-ffffffff823da6e0 T umass_bbb_transfer
-ffffffff823da960 T umass_bbb_reset
-ffffffff823daa00 T umass_bbb_state
-ffffffff823daf90 T umass_cbi_transfer
-ffffffff823db210 T umass_cbi_reset
-ffffffff823db2d0 T umass_cbi_state
-ffffffff823db8e0 T umass_disco
-ffffffff823dba60 T umass_bbb_get_max_lun
-ffffffff823dbae0 T umass_polled_transfer
-ffffffff823dbbd0 T umass_setup_transfer
-ffffffff823dbd60 T umass_setup_ctrl_transfer
-ffffffff823dbef0 T umass_adjust_transfer
-ffffffff823dbfa0 T umass_clear_endpoint_stall
-ffffffff823dc040 T umass_cbi_adsc
-ffffffff823dd000 T umass_init_insystem
-ffffffff823dd020 T umass_init_shuttle
-ffffffff823dd080 T umass_fixup_sony
-ffffffff823dd100 T umass_fixup_yedata
-ffffffff823dd150 T umass_lookup
-ffffffff823de000 T umass_scsi_cmd
-ffffffff823de1a0 T umass_scsi_probe
-ffffffff823de270 T umass_scsi_attach
-ffffffff823de3b0 T umass_io_get
-ffffffff823de410 T umass_io_put
-ffffffff823de440 T umass_scsi_detach
-ffffffff823de4c0 T umass_scsi_cb
-ffffffff823de6b0 T umass_scsi_sense_cb
-ffffffff823df000 T uthum_match
-ffffffff823df070 T uthum_attach
-ffffffff823df270 T uthum_detach
-ffffffff823df370 T uthum_intr
-ffffffff823df3a0 T uthum_check_device_info
-ffffffff823df680 T uthum_setup_sensors
-ffffffff823df890 T uthum_print_sensorinfo
-ffffffff823df9d0 T uthum_refresh
-ffffffff823dfb20 T uthum_reset_device
-ffffffff823dfba0 T uthum_issue_cmd
-ffffffff823dfde0 T uthum_read_data
-ffffffff823dff50 T uthum_ntc_tuning
-ffffffff823e01d0 T uthum_ntc_getdata
-ffffffff823e0250 T uthum_refresh_temper
-ffffffff823e0330 T uthum_refresh_temperntc
-ffffffff823e05c0 T uthum_refresh_temperhum
-ffffffff823e06e0 T uthum_sht1x_temp
-ffffffff823e0720 T uthum_sht1x_rh
-ffffffff823e07b0 T uthum_ds75_temp
-ffffffff823e07f0 T uthum_ntc_temp
-ffffffff823e1000 T ugold_match
-ffffffff823e10b0 T ugold_attach
-ffffffff823e12e0 T ugold_detach
-ffffffff823e1390 T ugold_ds75_intr
-ffffffff823e15c0 T ugold_si700x_intr
-ffffffff823e1a20 T ugold_refresh
-ffffffff823e1b60 T ugold_issue_cmd
-ffffffff823e2000 T utrh_match
-ffffffff823e2070 T utrh_attach
-ffffffff823e2260 T utrh_detach
-ffffffff823e2350 T utrh_intr
-ffffffff823e2390 T utrh_refresh
-ffffffff823e2570 T utrh_sht1x_temp
-ffffffff823e25a0 T utrh_sht1x_rh
-ffffffff823e3000 T uoak_check_device_ready
-ffffffff823e3080 T uoak_set_cmd
-ffffffff823e3150 T uoak_get_cmd
-ffffffff823e3290 T uoak_get_device_name
-ffffffff823e3340 T uoak_get_report_mode
-ffffffff823e33e0 T uoak_get_report_rate
-ffffffff823e3480 T uoak_get_sample_rate
-ffffffff823e3520 T uoak_set_sample_rate
-ffffffff823e35b0 T uoak_led_status
-ffffffff823e3650 T uoak_led_ctrl
-ffffffff823e36b0 T uoak_get_devinfo
-ffffffff823e36d0 T uoak_get_setting
-ffffffff823e38c0 T uoak_print_devinfo
-ffffffff823e38e0 T uoak_print_setting
-ffffffff823e3980 T uoak_sensor_attach
-ffffffff823e3a90 T uoak_sensor_detach
-ffffffff823e3b00 T uoak_sensor_update
-ffffffff823e3bb0 T uoak_sensor_refresh
-ffffffff823e4000 T uoakrh_match
-ffffffff823e4070 T uoakrh_attach
-ffffffff823e4300 T uoakrh_detach
-ffffffff823e43c0 T uoakrh_dev_print
-ffffffff823e4430 T uoakrh_dev_setting
-ffffffff823e44e0 T uoakrh_intr
-ffffffff823e4590 T uoakrh_refresh
-ffffffff823e4640 T uoakrh_get_sensor_setting
-ffffffff823e5000 T uoaklux_match
-ffffffff823e5070 T uoaklux_attach
-ffffffff823e5280 T uoaklux_detach
-ffffffff823e5330 T uoaklux_dev_print
-ffffffff823e53a0 T uoaklux_dev_setting
-ffffffff823e5450 T uoaklux_intr
-ffffffff823e54c0 T uoaklux_refresh
-ffffffff823e5540 T uoaklux_get_sensor_setting
-ffffffff823e6000 T uoakv_match
-ffffffff823e6070 T uoakv_attach
-ffffffff823e6310 T uoakv_detach
-ffffffff823e6430 T uoakv_dev_print
-ffffffff823e6620 T uoakv_dev_setting
-ffffffff823e6770 T uoakv_intr
-ffffffff823e68e0 T uoakv_refresh
-ffffffff823e69e0 T uoakv_get_channel_setting
-ffffffff823e6aa0 T uoakv_get_sensor_setting
-ffffffff823e7000 T uonerng_match
-ffffffff823e7050 T uonerng_attach
-ffffffff823e73c0 T uonerng_detach
-ffffffff823e7460 T uonerng_task
-ffffffff823e7590 T uonerng_enable
-ffffffff823e76f0 T uonerng_timeout
-ffffffff823e7710 T uonerng_cleanup
-ffffffff823e7790 T uonerng_rts
-ffffffff823e7820 T uonerng_set_line_state
-ffffffff823e8000 T urng_match
-ffffffff823e8070 T urng_attach
-ffffffff823e8270 T urng_detach
-ffffffff823e8300 T urng_task
-ffffffff823e8410 T urng_timeout
-ffffffff823e9000 T udcf_match
-ffffffff823e9070 T udcf_attach
-ffffffff823e93d0 T udcf_detach
-ffffffff823e9510 T udcf_nc_signal
-ffffffff823e9580 T udcf_ft232r_signal
-ffffffff823e9600 T udcf_probe
-ffffffff823e9790 T udcf_bv_probe
-ffffffff823e9820 T udcf_mg_probe
-ffffffff823e9c00 T udcf_sl_probe
-ffffffff823e9c80 T udcf_intr
-ffffffff823e9ca0 T udcf_bv_intr
-ffffffff823e9cc0 T udcf_mg_intr
-ffffffff823e9ce0 T udcf_sl_intr
-ffffffff823e9d00 T udcf_it_intr
-ffffffff823e9d90 T udcf_nc_init_hw
-ffffffff823e9e70 T udcf_ft232r_init_hw
-ffffffff823ea000 T umbg_match
-ffffffff823ea060 T umbg_attach
-ffffffff823ea380 T umbg_detach
-ffffffff823ea480 T umbg_task
-ffffffff823ea640 T umbg_intr
-ffffffff823ea660 T umbg_it_intr
-ffffffff823ea6f0 T umbg_read
-ffffffff823eb000 T uvisor_close
-ffffffff823eb090 T uvisor_match
-ffffffff823eb100 T uvisor_attach
-ffffffff823eb4d0 T uvisor_detach
-ffffffff823eb570 T uvisor_init
-ffffffff823ec000 T udsbr_get_info
-ffffffff823ec0d0 T udsbr_set_info
-ffffffff823ec140 T udsbr_match
-ffffffff823ec1a0 T udsbr_attach
-ffffffff823ec1f0 T udsbr_detach
-ffffffff823ec230 T udsbr_activate
-ffffffff823ec270 T udsbr_req
-ffffffff823ec300 T udsbr_start
-ffffffff823ec3c0 T udsbr_stop
-ffffffff823ec480 T udsbr_setfreq
-ffffffff823ec570 T udsbr_status
-ffffffff823ed000 T utwitch_match
-ffffffff823ed070 T utwitch_attach
-ffffffff823ed2a0 T utwitch_detach
-ffffffff823ed360 T utwitch_intr
-ffffffff823ed400 T utwitch_refresh
-ffffffff823ed4e0 T utwitch_set_mode
-ffffffff823ed5a0 T utwitch_read_value_request
-ffffffff823ed650 T utwitch_write_value_request
-ffffffff823ee000 T aue_match
-ffffffff823ee070 T aue_attach
-ffffffff823ee420 T aue_detach
-ffffffff823ee550 T aue_csr_read_1
-ffffffff823ee5e0 T aue_csr_read_2
-ffffffff823ee670 T aue_csr_write_1
-ffffffff823ee710 T aue_csr_write_2
-ffffffff823ee7a0 T aue_eeprom_getword
-ffffffff823ee930 T aue_read_mac
-ffffffff823ee9a0 T aue_lock_mii
-ffffffff823ee9c0 T aue_unlock_mii
-ffffffff823eea20 T aue_miibus_readreg
-ffffffff823eec10 T aue_miibus_writereg
-ffffffff823eedc0 T aue_miibus_statchg
-ffffffff823ef140 T aue_crc
-ffffffff823ef240 T aue_iff
-ffffffff823ef610 T aue_reset_pegasus_II
-ffffffff823ef700 T aue_reset
-ffffffff823ef920 T aue_tick_task
-ffffffff823ef9f0 T aue_stop
-ffffffff823efc20 T aue_ioctl
-ffffffff823efdc0 T aue_start
-ffffffff823efeb0 T aue_watchdog
-ffffffff823eff60 T aue_ifmedia_upd
-ffffffff823f0000 T aue_ifmedia_sts
-ffffffff823f0060 T aue_tick
-ffffffff823f00d0 T aue_newbuf
-ffffffff823f01d0 T aue_rx_list_init
-ffffffff823f0290 T aue_tx_list_init
-ffffffff823f0340 T aue_intr
-ffffffff823f0460 T aue_rxeof
-ffffffff823f0650 T aue_txeof
-ffffffff823f0760 T aue_send
-ffffffff823f08a0 T aue_init
-ffffffff823f0d40 T aue_openpipes
-ffffffff823f1000 T axe_match
-ffffffff823f1070 T axe_attach
-ffffffff823f15a0 T axe_detach
-ffffffff823f1710 T axe_lock_mii
-ffffffff823f1730 T axe_unlock_mii
-ffffffff823f1790 T axe_cmd
-ffffffff823f1840 T axe_miibus_readreg
-ffffffff823f19e0 T axe_miibus_writereg
-ffffffff823f1b50 T axe_miibus_statchg
-ffffffff823f1c80 T axe_ifmedia_upd
-ffffffff823f1d00 T axe_ifmedia_sts
-ffffffff823f1d60 T axe_iff
-ffffffff823f1f50 T axe_reset
-ffffffff823f1fb0 T axe_ax88178_init
-ffffffff823f2390 T axe_ax88772b_nodeid
-ffffffff823f2500 T axe_ax88772_init
-ffffffff823f2730 T axe_tick_task
-ffffffff823f27e0 T axe_stop
-ffffffff823f29b0 T axe_ioctl
-ffffffff823f2b00 T axe_start
-ffffffff823f2bc0 T axe_watchdog
-ffffffff823f2d00 T axe_tick
-ffffffff823f2d70 T axe_newbuf
-ffffffff823f2e00 T axe_rx_list_init
-ffffffff823f2eb0 T axe_tx_list_init
-ffffffff823f2f60 T axe_rxeof
-ffffffff823f3200 T axe_txeof
-ffffffff823f33a0 T axe_encap
-ffffffff823f3520 T axe_init
-ffffffff823f4000 T axen_match
-ffffffff823f4070 T axen_attach
-ffffffff823f44b0 T axen_detach
-ffffffff823f4620 T axen_lock_mii
-ffffffff823f4640 T axen_unlock_mii
-ffffffff823f46a0 T axen_cmd
-ffffffff823f4750 T axen_miibus_readreg
-ffffffff823f4870 T axen_miibus_writereg
-ffffffff823f4980 T axen_miibus_statchg
-ffffffff823f4ae0 T axen_ifmedia_upd
-ffffffff823f4b70 T axen_ifmedia_sts
-ffffffff823f4bd0 T axen_iff
-ffffffff823f4dd0 T axen_reset
-ffffffff823f4e40 T axen_ax88179_init
-ffffffff823f5500 T axen_tick_task
-ffffffff823f55b0 T axen_stop
-ffffffff823f5780 T axen_ioctl
-ffffffff823f58d0 T axen_start
-ffffffff823f5990 T axen_watchdog
-ffffffff823f5ad0 T axen_tick
-ffffffff823f5b40 T axen_newbuf
-ffffffff823f5bd0 T axen_rx_list_init
-ffffffff823f5c80 T axen_tx_list_init
-ffffffff823f5d30 T axen_rxeof
-ffffffff823f6070 T axen_txeof
-ffffffff823f6210 T axen_encap
-ffffffff823f6370 T axen_init
-ffffffff823f7000 T smsc_match
-ffffffff823f7070 T smsc_attach
-ffffffff823f7430 T smsc_detach
-ffffffff823f7590 T smsc_read_reg
-ffffffff823f7630 T smsc_write_reg
-ffffffff823f76c0 T smsc_wait_for_bits
-ffffffff823f77a0 T smsc_miibus_readreg
-ffffffff823f79e0 T smsc_lock_mii
-ffffffff823f7a00 T smsc_unlock_mii
-ffffffff823f7a60 T smsc_miibus_writereg
-ffffffff823f7cd0 T smsc_miibus_statchg
-ffffffff823f7f30 T smsc_ifmedia_upd
-ffffffff823f7f90 T smsc_ifmedia_sts
-ffffffff823f7ff0 T smsc_iff
-ffffffff823f81f0 T smsc_sethwcsum
-ffffffff823f8310 T smsc_setmacaddress
-ffffffff823f8400 T smsc_reset
-ffffffff823f8460 T smsc_chip_init
-ffffffff823f8b90 T smsc_init
-ffffffff823f8df0 T smsc_stop
-ffffffff823f8fb0 T smsc_rx_list_init
-ffffffff823f9060 T smsc_tx_list_init
-ffffffff823f9110 T smsc_rxeof
-ffffffff823f9300 T smsc_start
-ffffffff823f93b0 T smsc_encap
-ffffffff823f94e0 T smsc_tick
-ffffffff823f9550 T smsc_ioctl
-ffffffff823f96a0 T smsc_tick_task
-ffffffff823f9750 T smsc_txeof
-ffffffff823fa000 T cue_match
-ffffffff823fa070 T cue_attach
-ffffffff823fa300 T cue_detach
-ffffffff823fa3f0 T cue_csr_read_1
-ffffffff823fa480 T cue_csr_read_2
-ffffffff823fa510 T cue_csr_write_1
-ffffffff823fa5a0 T cue_mem
-ffffffff823fa620 T cue_getmac
-ffffffff823fa6b0 T cue_setmulti
-ffffffff823fa820 T cue_reset
-ffffffff823fa8c0 T cue_tick_task
-ffffffff823faa50 T cue_stop
-ffffffff823fac70 T cue_ioctl
-ffffffff823faed0 T cue_start
-ffffffff823fafb0 T cue_watchdog
-ffffffff823fb070 T cue_tick
-ffffffff823fb0e0 T cue_newbuf
-ffffffff823fb1e0 T cue_rx_list_init
-ffffffff823fb2a0 T cue_tx_list_init
-ffffffff823fb350 T cue_rxeof
-ffffffff823fb540 T cue_txeof
-ffffffff823fb650 T cue_send
-ffffffff823fb780 T cue_init
-ffffffff823fbcb0 T cue_open_pipes
-ffffffff823fc000 T kue_match
-ffffffff823fc070 T kue_attach
-ffffffff823fc100 T kue_detach
-ffffffff823fc1f0 T kue_setword
-ffffffff823fc250 T kue_ctl
-ffffffff823fc2d0 T kue_load_fw
-ffffffff823fc570 T kue_reset
-ffffffff823fc5e0 T kue_setmulti
-ffffffff823fc7b0 T kue_attachhook
-ffffffff823fca90 T kue_ioctl
-ffffffff823fcc80 T kue_start
-ffffffff823fcd50 T kue_watchdog
-ffffffff823fce10 T kue_stop
-ffffffff823fcfa0 T kue_newbuf
-ffffffff823fd090 T kue_rx_list_init
-ffffffff823fd1c0 T kue_tx_list_init
-ffffffff823fd270 T kue_rxeof
-ffffffff823fd4e0 T kue_txeof
-ffffffff823fd5f0 T kue_send
-ffffffff823fd740 T kue_init
-ffffffff823fd8f0 T kue_open_pipes
-ffffffff823fe000 T cdce_match
-ffffffff823fe0b0 T cdce_attach
-ffffffff823fe7a0 T cdce_detach
-ffffffff823fe830 T cdce_ioctl
-ffffffff823fe940 T cdce_start
-ffffffff823fea10 T cdce_watchdog
-ffffffff823fea90 T cdce_stop
-ffffffff823fec20 T cdce_encap
-ffffffff823fed60 T cdce_txeof
-ffffffff823feea0 T cdce_init
-ffffffff823ff120 T cdce_intr
-ffffffff823ff180 T cdce_tx_list_init
-ffffffff823ff230 T cdce_rx_list_init
-ffffffff823ff2f0 T cdce_rxeof
-ffffffff823ff520 T cdce_newbuf
-ffffffff82400000 T urndis_match
-ffffffff824000b0 T urndis_attach
-ffffffff824004f0 T urndis_detach
-ffffffff82400570 T urndis_ctrl_msg
-ffffffff824005e0 T urndis_ctrl_send
-ffffffff824006a0 T urndis_ctrl_recv
-ffffffff824007c0 T urndis_ctrl_handle
-ffffffff824009f0 T urndis_ctrl_handle_init
-ffffffff82400a90 T urndis_ctrl_handle_query
-ffffffff82400bc0 T urndis_ctrl_handle_reset
-ffffffff82400c70 T urndis_ctrl_handle_status
-ffffffff82400ce0 T urndis_ctrl_set
-ffffffff82400eb0 T urndis_ctrl_init
-ffffffff82401030 T urndis_ctrl_halt
-ffffffff82401170 T urndis_ctrl_query
-ffffffff82401330 T urndis_ctrl_set_param
-ffffffff824014a0 T urndis_encap
-ffffffff824015f0 T urndis_txeof
-ffffffff82401720 T urndis_stop
-ffffffff82401870 T urndis_decap
-ffffffff82401a80 T urndis_newbuf
-ffffffff82401b50 T urndis_rx_list_init
-ffffffff82401c10 T urndis_tx_list_init
-ffffffff82401cc0 T urndis_ioctl
-ffffffff82401dd0 T urndis_init
-ffffffff82402020 T urndis_rxeof
-ffffffff82402130 T urndis_start
-ffffffff82402200 T urndis_lookup
-ffffffff82403000 T mos_match
-ffffffff82403070 T mos_attach
-ffffffff82403470 T mos_detach
-ffffffff824035e0 T mos_lock_mii
-ffffffff82403600 T mos_unlock_mii
-ffffffff82403660 T mos_reg_read_1
-ffffffff824036f0 T mos_reg_read_2
-ffffffff82403780 T mos_reg_write_1
-ffffffff82403810 T mos_reg_write_2
-ffffffff824038a0 T mos_readmac
-ffffffff82403920 T mos_writemac
-ffffffff824039a0 T mos_write_mcast
-ffffffff82403a20 T mos_miibus_readreg
-ffffffff82403c40 T mos_miibus_writereg
-ffffffff82403e10 T mos_miibus_statchg
-ffffffff82403ff0 T mos_ifmedia_upd
-ffffffff82404070 T mos_ifmedia_sts
-ffffffff824040d0 T mos_iff
-ffffffff824042e0 T mos_reset
-ffffffff82404400 T mos_chip_init
-ffffffff82404540 T mos_tick_task
-ffffffff82404610 T mos_stop
-ffffffff824047b0 T mos_ioctl
-ffffffff82404900 T mos_start
-ffffffff82404a50 T mos_watchdog
-ffffffff82404b00 T mos_tick
-ffffffff82404b70 T mos_newbuf
-ffffffff82404c00 T mos_rx_list_init
-ffffffff82404cb0 T mos_tx_list_init
-ffffffff82404d60 T mos_rxeof
-ffffffff82404f90 T mos_txeof
-ffffffff824050a0 T mos_encap
-ffffffff824051a0 T mos_init
-ffffffff82406000 T mue_match
-ffffffff82406070 T mue_attach
-ffffffff82406450 T mue_detach
-ffffffff82406580 T mue_csr_read
-ffffffff82406610 T mue_csr_write
-ffffffff824066a0 T mue_lock_mii
-ffffffff824066c0 T mue_unlock_mii
-ffffffff82406720 T mue_mii_wait
-ffffffff82406800 T mue_miibus_readreg
-ffffffff82406a80 T mue_miibus_writereg
-ffffffff82406cf0 T mue_miibus_statchg
-ffffffff82407010 T mue_ifmedia_upd
-ffffffff82407070 T mue_ifmedia_sts
-ffffffff824070d0 T mue_eeprom_wait
-ffffffff824071b0 T mue_eeprom_getbyte
-ffffffff824073c0 T mue_read_eeprom
-ffffffff824075b0 T mue_dataport_wait
-ffffffff82407690 T mue_dataport_write
-ffffffff82407960 T mue_init_ltm
-ffffffff82407be0 T mue_chip_init
-ffffffff824088c0 T mue_set_macaddr
-ffffffff82408a30 T mue_tick_task
-ffffffff82408ae0 T mue_stop
-ffffffff82408c80 T mue_ioctl
-ffffffff82408dd0 T mue_start
-ffffffff82408e90 T mue_watchdog
-ffffffff82408fc0 T mue_tick
-ffffffff82409030 T mue_rx_list_init
-ffffffff824090e0 T mue_tx_list_init
-ffffffff82409190 T mue_open_pipes
-ffffffff824092a0 T mue_rxeof
-ffffffff824094a0 T mue_encap
-ffffffff824095c0 T mue_txeof
-ffffffff82409760 T mue_iff
-ffffffff82409980 T mue_init
-ffffffff82409b30 T mue_reset
-ffffffff8240a000 T udav_match
-ffffffff8240a070 T udav_attach
-ffffffff8240a440 T udav_detach
-ffffffff8240a590 T udav_tick_task
-ffffffff8240a700 T udav_stop_task
-ffffffff8240a720 T udav_reset
-ffffffff8240a990 T udav_csr_read
-ffffffff8240aa50 T udav_start
-ffffffff8240ab50 T udav_ioctl
-ffffffff8240acf0 T udav_watchdog
-ffffffff8240ada0 T udav_miibus_readreg
-ffffffff8240b010 T udav_miibus_writereg
-ffffffff8240b280 T udav_miibus_statchg
-ffffffff8240b2b0 T udav_ifmedia_change
-ffffffff8240b360 T udav_ifmedia_status
-ffffffff8240b420 T udav_tick
-ffffffff8240b460 T udav_stop
-ffffffff8240b5c0 T udav_csr_write
-ffffffff8240b680 T udav_csr_read1
-ffffffff8240b740 T udav_csr_write1
-ffffffff8240b7f0 T udav_init
-ffffffff8240bdd0 T udav_tx_list_init
-ffffffff8240be80 T udav_rx_list_init
-ffffffff8240bf40 T udav_iff
-ffffffff8240c2d0 T udav_openpipes
-ffffffff8240c400 T udav_rxeof
-ffffffff8240c630 T udav_newbuf
-ffffffff8240c730 T udav_send
-ffffffff8240c8a0 T udav_txeof
-ffffffff8240c9d0 T udav_lock_mii
-ffffffff8240c9f0 T udav_unlock_mii
-ffffffff8240d000 T upl_match
-ffffffff8240d070 T upl_attach
-ffffffff8240d270 T upl_detach
-ffffffff8240d320 T upl_ioctl
-ffffffff8240d440 T upl_start
-ffffffff8240d510 T upl_watchdog
-ffffffff8240d5b0 T upl_output
-ffffffff8240d5d0 T upl_stop
-ffffffff8240d760 T upl_newbuf
-ffffffff8240d850 T upl_rx_list_init
-ffffffff8240d980 T upl_tx_list_init
-ffffffff8240da30 T upl_rxeof
-ffffffff8240dc60 T upl_txeof
-ffffffff8240dd70 T upl_send
-ffffffff8240de90 T upl_init
-ffffffff8240dfd0 T upl_openpipes
-ffffffff8240e140 T upl_intr
-ffffffff8240f000 T ugl_match
-ffffffff8240f070 T ugl_attach
-ffffffff8240f230 T ugl_detach
-ffffffff8240f2e0 T ugl_ioctl
-ffffffff8240f3f0 T ugl_start
-ffffffff8240f4c0 T ugl_watchdog
-ffffffff8240f540 T ugl_stop
-ffffffff8240f650 T ugl_newbuf
-ffffffff8240f740 T ugl_rx_list_init
-ffffffff8240f870 T ugl_tx_list_init
-ffffffff8240f920 T ugl_rxeof
-ffffffff8240fbd0 T ugl_txeof
-ffffffff8240fce0 T ugl_send
-ffffffff8240fe20 T ugl_init
-ffffffff8240ff60 T ugl_openpipes
-ffffffff824100d0 T ugl_intr
-ffffffff82411000 T url_match
-ffffffff82411070 T url_attach
-ffffffff82411460 T url_detach
-ffffffff824115b0 T url_tick_task
-ffffffff82411680 T url_stop_task
-ffffffff824116a0 T url_reset
-ffffffff82411850 T url_mem
-ffffffff82411910 T url_start
-ffffffff82411a10 T url_ioctl
-ffffffff82411bb0 T url_watchdog
-ffffffff82411c60 T url_int_miibus_readreg
-ffffffff82411e90 T url_int_miibus_writereg
-ffffffff82412060 T url_miibus_statchg
-ffffffff82412090 T url_ifmedia_change
-ffffffff82412140 T url_ifmedia_status
-ffffffff824121d0 T url_tick
-ffffffff82412240 T url_stop
-ffffffff824123a0 T url_csr_read_1
-ffffffff82412460 T url_csr_read_2
-ffffffff82412520 T url_csr_write_1
-ffffffff824125d0 T url_csr_write_2
-ffffffff82412680 T url_csr_write_4
-ffffffff82412730 T url_init
-ffffffff82412bb0 T url_tx_list_init
-ffffffff82412c60 T url_rx_list_init
-ffffffff82412d20 T url_iff
-ffffffff82412fa0 T url_openpipes
-ffffffff824130d0 T url_rxeof
-ffffffff824132e0 T url_newbuf
-ffffffff824133e0 T url_send
-ffffffff82413530 T url_txeof
-ffffffff82413660 T url_lock_mii
-ffffffff82413680 T url_unlock_mii
-ffffffff82414000 T ure_match
-ffffffff82414070 T ure_attach
-ffffffff82414680 T ure_detach
-ffffffff82414790 T ure_ctl
-ffffffff82414840 T ure_read_mem
-ffffffff824148e0 T ure_write_mem
-ffffffff82414980 T ure_read_1
-ffffffff82414a20 T ure_read_2
-ffffffff82414ac0 T ure_read_4
-ffffffff82414b50 T ure_write_1
-ffffffff82414c10 T ure_write_2
-ffffffff82414cd0 T ure_write_4
-ffffffff82414d60 T ure_ocp_reg_read
-ffffffff82414e30 T ure_ocp_reg_write
-ffffffff82414f30 T ure_miibus_readreg
-ffffffff82415020 T ure_lock_mii
-ffffffff82415040 T ure_unlock_mii
-ffffffff824150a0 T ure_miibus_writereg
-ffffffff82415150 T ure_miibus_statchg
-ffffffff824151e0 T ure_ifmedia_init
-ffffffff824158e0 T ure_ifmedia_upd
-ffffffff82415af0 T ure_ifmedia_sts
-ffffffff82415c70 T ure_get_link_status
-ffffffff82415d00 T ure_add_media_types
-ffffffff82415df0 T ure_link_state
-ffffffff82415ea0 T ure_iff
-ffffffff82416080 T ure_rxvlan
-ffffffff824161c0 T ure_reset
-ffffffff824165d0 T ure_watchdog
-ffffffff824166b0 T ure_txeof
-ffffffff824167d0 T ure_init
-ffffffff82416a80 T ure_stop
-ffffffff82416bf0 T ure_rtl8152_nic_reset
-ffffffff82417270 T ure_rtl8153_nic_reset
-ffffffff82418040 T ure_xfer_list_init
-ffffffff82418120 T ure_rxeof
-ffffffff824183c0 T ure_start
-ffffffff82418760 T ure_encap_xfer
-ffffffff82418800 T ure_encap_txpkt
-ffffffff824188b0 T ure_tick
-ffffffff82418920 T ure_xfer_list_free
-ffffffff824189c0 T ure_rtl8152_init
-ffffffff82418d60 T ure_rtl8153_init
-ffffffff82419740 T ure_rtl8153_phy_status
-ffffffff82419800 T ure_rtl8153b_init
-ffffffff8241a860 T ure_wait_for_flash
-ffffffff8241a9c0 T ure_disable_teredo
-ffffffff8241ab40 T ure_reset_bmu
-ffffffff8241ac30 T ure_ioctl
-ffffffff8241ad90 T ure_tick_task
-ffffffff8241b000 T uaq_match
-ffffffff8241b070 T uaq_attach
-ffffffff8241b410 T uaq_detach
-ffffffff8241b4e0 T uaq_ctl
-ffffffff8241b590 T uaq_read_mem
-ffffffff8241b630 T uaq_write_mem
-ffffffff8241b6d0 T uaq_read_1
-ffffffff8241b760 T uaq_read_2
-ffffffff8241b7f0 T uaq_read_4
-ffffffff8241b880 T uaq_write_1
-ffffffff8241b920 T uaq_write_2
-ffffffff8241b9c0 T uaq_write_4
-ffffffff8241ba60 T uaq_link
-ffffffff8241bfc0 T uaq_ioctl
-ffffffff8241c110 T uaq_start
-ffffffff8241c3e0 T uaq_watchdog
-ffffffff8241c4c0 T uaq_ifmedia_upd
-ffffffff8241c600 T uaq_ifmedia_sts
-ffffffff8241c680 T uaq_add_media_types
-ffffffff8241c730 T uaq_stop
-ffffffff8241c8d0 T uaq_iff
-ffffffff8241ca60 T uaq_reset
-ffffffff8241cc40 T uaq_init
-ffffffff8241cf00 T uaq_xfer_list_init
-ffffffff8241cfe0 T uaq_rxeof
-ffffffff8241d2f0 T uaq_intr
-ffffffff8241d3d0 T uaq_xfer_list_free
-ffffffff8241d470 T uaq_txeof
-ffffffff8241d590 T uaq_encap_txpkt
-ffffffff8241d660 T uaq_encap_xfer
-ffffffff8241e000 T umodem_get_status
-ffffffff8241e050 T umodem_set
-ffffffff8241e110 T umodem_param
-ffffffff8241e1f0 T umodem_open
-ffffffff8241e280 T umodem_close
-ffffffff8241e300 T umodem_match
-ffffffff8241e3e0 T umodem_attach
-ffffffff8241e740 T umodem_detach
-ffffffff8241e7c0 T umodem_get_caps
-ffffffff8241e950 T umodem_set_comm_feature
-ffffffff8241e9c0 T umodem_intr
-ffffffff8241ead0 T umodem_set_line_coding
-ffffffff8241eb70 T umodem_dtr
-ffffffff8241ebf0 T umodem_set_line_state
-ffffffff8241ec60 T umodem_rts
-ffffffff8241ece0 T umodem_break
-ffffffff8241f000 T uftdi_get_status
-ffffffff8241f040 T uftdi_set
-ffffffff8241f0e0 T uftdi_param
-ffffffff8241f4c0 T uftdi_open
-ffffffff8241f590 T uftdi_read
-ffffffff8241f610 T uftdi_write
-ffffffff8241f690 T uftdi_match
-ffffffff8241f730 T uftdi_attach
-ffffffff8241f990 T uftdi_detach
-ffffffff8241f9e0 T uftdi_break
-ffffffff8241fa50 T uftdi_8u232am_getrate
-ffffffff8241fb40 T uftdi_2232h_getrate
-ffffffff82420000 T uplcom_get_status
-ffffffff82420050 T uplcom_set
-ffffffff82420180 T uplcom_param
-ffffffff82420350 T uplcom_open
-ffffffff82420510 T uplcom_close
-ffffffff824205b0 T uplcom_match
-ffffffff82420620 T uplcom_attach
-ffffffff82420a20 T uplcom_detach
-ffffffff82420ab0 T uplcom_reset
-ffffffff82420b10 T uplcom_set_line_state
-ffffffff82420bc0 T uplcom_dtr
-ffffffff82420c80 T uplcom_rts
-ffffffff82420d20 T uplcom_break
-ffffffff82420d80 T uplcom_set_crtscts
-ffffffff82420e00 T uplcom_set_line_coding
-ffffffff82420ea0 T uplcom_intr
-ffffffff82421000 T umct_get_status
-ffffffff82421050 T umct_set
-ffffffff82421160 T umct_param
-ffffffff82421240 T umct_open
-ffffffff82421350 T umct_close
-ffffffff824213f0 T umct_match
-ffffffff82421460 T umct_attach
-ffffffff82421720 T umct_detach
-ffffffff824217b0 T umct_init
-ffffffff82421820 T umct_set_line_state
-ffffffff824218b0 T umct_dtr
-ffffffff82421950 T umct_rts
-ffffffff824219f0 T umct_break
-ffffffff82421a60 T umct_set_lcr
-ffffffff82421ac0 T umct_set_baudrate
-ffffffff82421cb0 T umct_intr
-ffffffff82422000 T uvscom_get_status
-ffffffff82422040 T uvscom_set
-ffffffff82422140 T uvscom_param
-ffffffff82422320 T uvscom_open
-ffffffff82422590 T uvscom_close
-ffffffff82422670 T uvscom_match
-ffffffff824226e0 T uvscom_attach
-ffffffff82422950 T uvscom_detach
-ffffffff824229e0 T uvscom_reset
-ffffffff82422a10 T uvscom_readstat
-ffffffff82422aa0 T uvscom_shutdown
-ffffffff82422b30 T uvscom_set_crtscts
-ffffffff82422b60 T uvscom_set_line
-ffffffff82422bf0 T uvscom_set_line_coding
-ffffffff82422cb0 T uvscom_dtr
-ffffffff82422d60 T uvscom_rts
-ffffffff82422e10 T uvscom_break
-ffffffff82422ea0 T uvscom_intr
-ffffffff82423000 T ubsa_get_status
-ffffffff82423040 T ubsa_set
-ffffffff82423130 T ubsa_param
-ffffffff82423320 T ubsa_open
-ffffffff82423400 T ubsa_close
-ffffffff824234a0 T ubsa_match
-ffffffff82423510 T ubsa_attach
-ffffffff824237b0 T ubsa_detach
-ffffffff82423840 T ubsa_request
-ffffffff824238e0 T ubsa_dtr
-ffffffff82423980 T ubsa_rts
-ffffffff82423a20 T ubsa_break
-ffffffff82423ab0 T ubsa_baudrate
-ffffffff82423ca0 T ubsa_flow
-ffffffff82423d60 T ubsa_parity
-ffffffff82423e10 T ubsa_databits
-ffffffff82423ea0 T ubsa_stopbits
-ffffffff82423f30 T ubsa_intr
-ffffffff82425000 T ukspan_match
-ffffffff82425070 T ukspan_attach
-ffffffff82425470 T ukspan_detach
-ffffffff82425520 T ukspan_incb
-ffffffff824256b0 T ukspan_destroy
-ffffffff82425740 T ukspan_outcb
-ffffffff824257c0 T ukspan_get_status
-ffffffff82425810 T ukspan_cmsg_init
-ffffffff82425880 T ukspan_cmsg_send
-ffffffff82425910 T ukspan_set
-ffffffff82425a00 T ukspan_param
-ffffffff82425c20 T ukspan_open
-ffffffff82425d40 T ukspan_close
-ffffffff82426000 T uslcom_get_status
-ffffffff82426040 T uslcom_set
-ffffffff824260d0 T uslcom_param
-ffffffff82426220 T uslcom_open
-ffffffff824262a0 T uslcom_close
-ffffffff82426310 T uslcom_match
-ffffffff82426380 T uslcom_attach
-ffffffff824265a0 T uslcom_detach
-ffffffff824265f0 T uslcom_break
-ffffffff82427000 T uark_get_status
-ffffffff82427040 T uark_set
-ffffffff82427070 T uark_param
-ffffffff82427270 T uark_match
-ffffffff824272e0 T uark_attach
-ffffffff82427510 T uark_detach
-ffffffff82427560 T uark_break
-ffffffff82427590 T uark_cmd
-ffffffff82428000 T moscom_set
-ffffffff824280b0 T moscom_param
-ffffffff82428220 T moscom_open
-ffffffff824282f0 T moscom_match
-ffffffff82428360 T moscom_attach
-ffffffff82428590 T moscom_detach
-ffffffff824285e0 T moscom_cmd
-ffffffff82429000 T umcs_get_status
-ffffffff824290f0 T umcs_set
-ffffffff82429270 T umcs_param
-ffffffff82429410 T umcs_open
-ffffffff82429970 T umcs_close
-ffffffff82429ae0 T umcs_match
-ffffffff82429b50 T umcs_attach
-ffffffff82429eb0 T umcs_detach
-ffffffff82429f20 T umcs_get_reg
-ffffffff82429f80 T umcs_intr
-ffffffff8242a0d0 T umcs_status_task
-ffffffff8242a160 T umcs_set_reg
-ffffffff8242a1c0 T umcs_get_uart_reg
-ffffffff8242a240 T umcs_set_uart_reg
-ffffffff8242a2c0 T umcs_set_baudrate
-ffffffff8242a5b0 T umcs_calc_baudrate
-ffffffff8242a6a0 T umcs_dtr
-ffffffff8242a750 T umcs_rts
-ffffffff8242a800 T umcs_break
-ffffffff8242b000 T uscom_match
-ffffffff8242b070 T uscom_attach
-ffffffff8242b2a0 T uscom_detach
-ffffffff8242c000 T ucrcom_match
-ffffffff8242c090 T ucrcom_attach
-ffffffff8242c2b0 T ucrcom_detach
-ffffffff8242d000 T uxrcom_get_status
-ffffffff8242d050 T uxrcom_set
-ffffffff8242d0f0 T uxrcom_param
-ffffffff8242d210 T uxrcom_open
-ffffffff8242d290 T uxrcom_close
-ffffffff8242d310 T uxrcom_match
-ffffffff8242d380 T uxrcom_attach
-ffffffff8242d640 T uxrcom_detach
-ffffffff8242d6c0 T uxrcom_intr
-ffffffff8242d7a0 T uxrcom_break
-ffffffff8242d800 T uxrcom_set_line_coding
-ffffffff8242e000 T uipaq_set
-ffffffff8242e1b0 T uipaq_match
-ffffffff8242e220 T uipaq_attach
-ffffffff8242e470 T uipaq_detach
-ffffffff8242e4c0 T uipaq_dtr
-ffffffff8242e570 T uipaq_rts
-ffffffff8242e620 T uipaq_break
-ffffffff8242f000 T umsm_get_status
-ffffffff8242f050 T umsm_set
-ffffffff8242f100 T umsm_open
-ffffffff8242f1e0 T umsm_close
-ffffffff8242f280 T umsm_match
-ffffffff8242f3a0 T umsm_attach
-ffffffff8242f6f0 T umsm_detach
-ffffffff8242f780 T umsm_huawei_changemode
-ffffffff8242f7e0 T umsm_truinstall_changemode
-ffffffff8242f840 T umsm_umass_changemode
-ffffffff8242fbc0 T umsm_intr
-ffffffff82430000 T uchcom_get_status
-ffffffff82430070 T uchcom_set
-ffffffff82430130 T uchcom_param
-ffffffff824301b0 T uchcom_open
-ffffffff82430220 T uchcom_close
-ffffffff824302b0 T uchcom_match
-ffffffff82430320 T uchcom_attach
-ffffffff82430490 T uchcom_detach
-ffffffff82430540 T uchcom_find_ifaces
-ffffffff824305c0 T uchcom_find_endpoints
-ffffffff82430790 T uchcom_close_intr_pipe
-ffffffff82430820 T uchcom_generic_control_out
-ffffffff82430880 T uchcom_generic_control_in
-ffffffff82430900 T uchcom_write_reg
-ffffffff82430970 T uchcom_read_reg
-ffffffff82430a10 T uchcom_get_version
-ffffffff82430a90 T uchcom_read_status
-ffffffff82430b10 T uchcom_set_dtrrts_10
-ffffffff82430b70 T uchcom_set_dtrrts_20
-ffffffff82430bc0 T uchcom_update_version
-ffffffff82430c70 T uchcom_convert_status
-ffffffff82430ce0 T uchcom_update_status
-ffffffff82430dc0 T uchcom_set_dtrrts
-ffffffff82430e90 T uchcom_set_break
-ffffffff82430f70 T uchcom_calc_divider_settings
-ffffffff82431090 T uchcom_set_dte_rate
-ffffffff82431260 T uchcom_set_line_control
-ffffffff824313e0 T uchcom_clear_chip
-ffffffff82431470 T uchcom_reset_chip
-ffffffff82431500 T uchcom_setup_comm
-ffffffff82431690 T uchcom_setup_intr_pipe
-ffffffff82431760 T uchcom_intr
-ffffffff82432000 t uticom_get_status
-ffffffff82432030 t uticom_set
-ffffffff82432190 t uticom_param
-ffffffff824323d0 t uticom_open
-ffffffff824324b0 t uticom_close
-ffffffff82432590 T uticom_match
-ffffffff82432600 T uticom_attach
-ffffffff82432630 T uticom_detach
-ffffffff824326b0 T uticom_attach_hook
-ffffffff82432db0 t uticom_intr
-ffffffff82433000 T wi_cmd_usb
-ffffffff82433320 T wi_read_record_usb
-ffffffff82433610 T wi_write_record_usb
-ffffffff82433b30 T wi_alloc_nicmem_usb
-ffffffff82433be0 T wi_read_data_usb
-ffffffff82433cd0 T wi_write_data_usb
-ffffffff82433d50 T wi_get_fid_usb
-ffffffff82433da0 T wi_init_usb
-ffffffff82433ed0 T wi_start_usb
-ffffffff82433f70 T wi_ioctl_usb
-ffffffff824340f0 T wi_watchdog_usb
-ffffffff82434140 T wi_inquire_usb
-ffffffff82434190 T wi_usb_match
-ffffffff82434200 T wi_usb_attach
-ffffffff82434470 T wi_usb_detach
-ffffffff82434690 T wi_usb_rx_list_init
-ffffffff82434740 T wi_usb_tx_list_init
-ffffffff82434800 T wi_usb_open_pipes
-ffffffff82434980 T wi_usb_start_thread
-ffffffff824349a0 T wi_send_packet
-ffffffff82434b40 T wi_usb_txeof_frm
-ffffffff82434c90 T wi_usb_stop
-ffffffff82434cc0 T wi_usb_ctl_lock
-ffffffff82434d80 T wi_usb_tx_lock
-ffffffff82434e10 T wi_usb_txeof
-ffffffff82434f00 T wi_usb_do_transmit_sync
-ffffffff82434fe0 T wi_usb_tx_unlock
-ffffffff82435040 T wi_usb_ctl_unlock
-ffffffff824350b0 T wi_usb_intr
-ffffffff82435150 T wi_usb_rxeof
-ffffffff824354c0 T wi_usb_rxfrm
-ffffffff82435520 T wi_usb_txfrm
-ffffffff824355d0 T wi_usb_infofrm
-ffffffff82435630 T wi_usb_cmdresp
-ffffffff824356a0 T wi_usb_wridresp
-ffffffff824356e0 T wi_usb_rridresp
-ffffffff824357b0 T wi_usb_thread
-ffffffff82435b60 T wi_usb_tx_lock_try
-ffffffff82436000 T atu_match
-ffffffff824360b0 T atu_attach
-ffffffff82436350 T atu_detach
-ffffffff824363f0 T atu_usb_request
-ffffffff824364e0 T atu_send_command
-ffffffff824365d0 T atu_get_cmd_status
-ffffffff824366b0 T atu_wait_completion
-ffffffff824367f0 T atu_send_mib
-ffffffff824369c0 T atu_get_mib
-ffffffff82436ab0 T atu_start_scan
-ffffffff82436c20 T atu_switch_radio
-ffffffff82436d50 T atu_initial_config
-ffffffff82437190 T atu_join
-ffffffff82437320 T atu_get_dfu_state
-ffffffff82437410 T atu_get_opmode
-ffffffff82437500 T atu_internal_firmware
-ffffffff82437a20 T atu_external_firmware
-ffffffff82437d50 T atu_complete_attach
-ffffffff82438260 T atu_get_card_config
-ffffffff82438440 T atu_media_change
-ffffffff824384b0 T atu_init
-ffffffff824386d0 T atu_media_status
-ffffffff824386e0 T atu_task
-ffffffff824387b0 T atu_newstate
-ffffffff82438920 T atu_start
-ffffffff82438b60 T atu_ioctl
-ffffffff82438cd0 T atu_watchdog
-ffffffff82438de0 T atu_stop
-ffffffff82438f30 T atu_newbuf
-ffffffff82439000 T atu_rx_list_init
-ffffffff82439100 T atu_tx_list_init
-ffffffff824391e0 T atu_xfer_list_free
-ffffffff82439290 T atu_rxeof
-ffffffff824395a0 T atu_txeof
-ffffffff824396a0 T atu_calculate_padding
-ffffffff824396f0 T atu_tx_start
-ffffffff8243a000 T ural_match
-ffffffff8243a070 T ural_attach
-ffffffff8243a600 T ural_detach
-ffffffff8243a740 T ural_task
-ffffffff8243aa70 T ural_next_scan
-ffffffff8243aaf0 T ural_amrr_timeout
-ffffffff8243abd0 T ural_read
-ffffffff8243ac70 T ural_read_eeprom
-ffffffff8243ae90 T ural_get_rf
-ffffffff8243aed0 T ural_ioctl
-ffffffff8243b070 T ural_start
-ffffffff8243b230 T ural_watchdog
-ffffffff8243b2c0 T ural_newassoc
-ffffffff8243b300 T ural_newstate
-ffffffff8243b3a0 T ural_media_change
-ffffffff8243b400 T ural_free_rx_list
-ffffffff8243b470 T ural_free_tx_list
-ffffffff8243b5e0 T ural_alloc_tx_list
-ffffffff8243b6a0 T ural_alloc_rx_list
-ffffffff8243b7d0 T ural_init
-ffffffff8243bf10 T ural_write
-ffffffff8243bfa0 T ural_set_chan
-ffffffff8243c360 T ural_update_slot
-ffffffff8243c4d0 T ural_set_txpreamble
-ffffffff8243c5d0 T ural_set_basicrates
-ffffffff8243c670 T ural_set_bssid
-ffffffff8243c7b0 T ural_tx_bcn
-ffffffff8243c920 T ural_enable_tsf_sync
-ffffffff8243cab0 T ural_amrr_start
-ffffffff8243cbc0 T ural_txeof
-ffffffff8243ccc0 T ural_rxeof
-ffffffff8243cfe0 T ural_rxrate
-ffffffff8243d050 T ural_ack_rate
-ffffffff8243d0f0 T ural_txtime
-ffffffff8243d160 T ural_plcp_signal
-ffffffff8243d210 T ural_setup_tx_desc
-ffffffff8243d380 T ural_tx_data
-ffffffff8243dae0 T ural_update_promisc
-ffffffff8243dbf0 T ural_stop
-ffffffff8243dde0 T ural_eeprom_read
-ffffffff8243de60 T ural_read_multi
-ffffffff8243dee0 T ural_write_multi
-ffffffff8243df60 T ural_bbp_write
-ffffffff8243e160 T ural_bbp_read
-ffffffff8243e3e0 T ural_rf_write
-ffffffff8243e650 T ural_disable_rf_tune
-ffffffff8243e6a0 T ural_set_macaddr
-ffffffff8243e7e0 T ural_bbp_init
-ffffffff8243e8b0 T ural_set_txantenna
-ffffffff8243ead0 T ural_set_rxantenna
-ffffffff8243eb30 T ural_amrr_update
-ffffffff8243f000 T rum_match
-ffffffff8243f070 T rum_attach
-ffffffff8243fa20 T rum_detach
-ffffffff8243fb60 T rum_attachhook
-ffffffff8243fc20 T rum_load_microcode
-ffffffff8243fd50 T rum_task
-ffffffff8243ffd0 T rum_next_scan
-ffffffff82440050 T rum_amrr_timeout
-ffffffff824400f0 T rum_read
-ffffffff82440180 T rum_read_eeprom
-ffffffff82440580 T rum_get_rf
-ffffffff824405c0 T rum_ioctl
-ffffffff82440760 T rum_start
-ffffffff82440920 T rum_watchdog
-ffffffff824409b0 T rum_newassoc
-ffffffff824409f0 T rum_newstate
-ffffffff82440a90 T rum_media_change
-ffffffff82440af0 T rum_free_rx_list
-ffffffff82440b60 T rum_free_tx_list
-ffffffff82440cd0 T rum_alloc_tx_list
-ffffffff82440da0 T rum_alloc_rx_list
-ffffffff82440ed0 T rum_init
-ffffffff82441560 T rum_write
-ffffffff824415f0 T rum_set_chan
-ffffffff82441870 T rum_update_slot
-ffffffff82441990 T rum_enable_mrr
-ffffffff82441a90 T rum_set_txpreamble
-ffffffff82441b80 T rum_set_basicrates
-ffffffff82441c30 T rum_set_bssid
-ffffffff82441d30 T rum_prepare_beacon
-ffffffff82441ed0 T rum_enable_tsf_sync
-ffffffff82442040 T rum_amrr_start
-ffffffff82442150 T rum_txeof
-ffffffff82442250 T rum_rxeof
-ffffffff82442570 T rum_rxrate
-ffffffff824425e0 T rum_ack_rate
-ffffffff82442680 T rum_txtime
-ffffffff824426f0 T rum_plcp_signal
-ffffffff824427a0 T rum_setup_tx_desc
-ffffffff82442920 T rum_tx_data
-ffffffff824430a0 T rum_update_promisc
-ffffffff824431a0 T rum_stop
-ffffffff82443400 T rum_eeprom_read
-ffffffff82443480 T rum_read_multi
-ffffffff82443500 T rum_write_multi
-ffffffff824435f0 T rum_bbp_write
-ffffffff82443860 T rum_bbp_read
-ffffffff82443b60 T rum_rf_write
-ffffffff82443dd0 T rum_select_antenna
-ffffffff82443f50 T rum_select_band
-ffffffff82444190 T rum_set_macaddr
-ffffffff82444290 T rum_bbp_init
-ffffffff824445b0 T rum_amrr_update
-ffffffff82445000 T run_match
-ffffffff82445070 T run_attach
-ffffffff82445800 T run_detach
-ffffffff82445940 T run_task
-ffffffff82445a40 T run_next_scan
-ffffffff82445ae0 T run_calibrate_to
-ffffffff82445bc0 T run_read
-ffffffff82445c30 T run_read_eeprom
-ffffffff824469b0 T run_get_rf
-ffffffff82446ad0 T run_ioctl
-ffffffff82446c70 T run_start
-ffffffff82446df0 T run_watchdog
-ffffffff82446e80 T run_node_alloc
-ffffffff82446ea0 T run_newassoc
-ffffffff82447040 T run_updateslot
-ffffffff82447120 T run_updateedca
-ffffffff82447200 T run_set_key
-ffffffff82447350 T run_delete_key
-ffffffff824474a0 T run_newstate
-ffffffff824475a0 T run_media_change
-ffffffff824476e0 T run_free_tx_ring
-ffffffff82447870 T run_free_rx_ring
-ffffffff824478e0 T run_alloc_rx_ring
-ffffffff824479d0 T run_alloc_tx_ring
-ffffffff82447b20 T run_load_microcode
-ffffffff82447f00 T run_write_region_1
-ffffffff82448000 T run_write
-ffffffff824480b0 T run_mcu_cmd
-ffffffff82448200 T run_reset
-ffffffff82448260 T run_read_region_1
-ffffffff824482b0 T run_write_2
-ffffffff82448310 T run_set_region_4
-ffffffff82448400 T run_efuse_read
-ffffffff824485e0 T run_efuse_read_2
-ffffffff824487b0 T run_eeprom_read_2
-ffffffff82448830 T run_rt2870_rf_write
-ffffffff82448940 T run_rt3070_rf_read
-ffffffff82448ab0 T run_rt3070_rf_write
-ffffffff82448bb0 T run_bbp_read
-ffffffff82448d20 T run_bbp_write
-ffffffff82448e20 T run_rt3593_get_txpower
-ffffffff82449040 T run_get_txpower
-ffffffff82449280 T run_stop
-ffffffff82449730 T run_init
-ffffffff8244a8c0 T run_do_async
-ffffffff8244a9f0 T run_newstate_cb
-ffffffff8244adf0 T run_set_leds
-ffffffff8244ae20 T run_set_chan
-ffffffff8244af40 T run_enable_mrr
-ffffffff8244b030 T run_set_txpreamble
-ffffffff8244b110 T run_set_basicrates
-ffffffff8244b1d0 T run_set_bssid
-ffffffff8244b2f0 T run_enable_tsf_sync
-ffffffff8244b400 T run_updateedca_cb
-ffffffff8244b760 T run_set_key_cb
-ffffffff8244bcd0 T run_delete_key_cb
-ffffffff8244be90 T run_calibrate_cb
-ffffffff8244bf80 T run_rx_frame
-ffffffff8244c410 T run_rssi2dbm
-ffffffff8244c4c0 T run_rxeof
-ffffffff8244c640 T run_txeof
-ffffffff8244c6f0 T run_tx
-ffffffff8244cb50 T run_iq_calib
-ffffffff8244ce30 T run_select_chan_group
-ffffffff8244d690 T run_set_agc
-ffffffff8244d720 T run_rt2870_set_chan
-ffffffff8244d900 T run_rt3070_set_chan
-ffffffff8244db40 T run_rt3572_set_chan
-ffffffff8244e080 T run_rt3593_set_chan
-ffffffff8244e670 T run_adjust_freq_offset
-ffffffff8244e720 T run_rt5390_set_chan
-ffffffff8244eab0 T run_rt5592_set_chan
-ffffffff8244f0d0 T run_set_rx_antenna
-ffffffff8244f270 T run_set_macaddr
-ffffffff8244f390 T run_updateslot_cb
-ffffffff8244f470 T run_rt5390_bbp_init
-ffffffff8244f700 T run_bbp_init
-ffffffff8244fa00 T run_rt3070_rf_init
-ffffffff82450210 T run_rt3070_filter_calib
-ffffffff82450430 T run_rt3593_rf_init
-ffffffff824507d0 T run_rt5390_rf_init
-ffffffff82450b90 T run_rt3070_rf_setup
-ffffffff82451040 T run_rt3593_rf_setup
-ffffffff82451430 T run_rt5390_rf_setup
-ffffffff824516b0 T run_txrx_enable
-ffffffff82452000 T mtw_match
-ffffffff82452070 T mtw_attach
-ffffffff824522e0 T mtw_detach
-ffffffff82452480 T mtw_read
-ffffffff824524f0 T mtw_task
-ffffffff824525f0 T mtw_next_scan
-ffffffff82452690 T mtw_calibrate_to
-ffffffff82452770 T mtw_attachhook
-ffffffff82452d10 T mtw_free_mcu_ring
-ffffffff82452d60 T mtw_free_tx_ring
-ffffffff82452ef0 T mtw_free_rx_ring
-ffffffff82452f80 T mtw_wlan_enable
-ffffffff82453370 T mtw_load_microcode
-ffffffff82453860 T mtw_usb_dma_read
-ffffffff824538f0 T mtw_usb_dma_write
-ffffffff824539c0 T mtw_read_eeprom
-ffffffff824541a0 T mtw_get_rf
-ffffffff82454200 T mtw_ioctl
-ffffffff82454450 T mtw_start
-ffffffff824545d0 T mtw_watchdog
-ffffffff82454660 T mtw_node_alloc
-ffffffff82454680 T mtw_newassoc
-ffffffff82454820 T mtw_updateslot
-ffffffff82454900 T mtw_updateedca
-ffffffff824549e0 T mtw_set_key
-ffffffff82454b30 T mtw_delete_key
-ffffffff82454c80 T mtw_newstate
-ffffffff82454d80 T mtw_media_change
-ffffffff82454ec0 T mtw_alloc_rx_ring
-ffffffff82454fc0 T mtw_alloc_tx_ring
-ffffffff824550d0 T mtw_alloc_mcu_ring
-ffffffff82455180 T mtw_ucode_write
-ffffffff82455430 T mtw_write_cfg
-ffffffff82455490 T mtw_write
-ffffffff82455540 T mtw_ucode_setup
-ffffffff82455760 T mtw_read_cfg
-ffffffff824557d0 T mtw_write_ivb
-ffffffff82455830 T mtw_reset
-ffffffff82455890 T mtw_read_region_1
-ffffffff824558e0 T mtw_write_2
-ffffffff82455940 T mtw_write_region_1
-ffffffff82455990 T mtw_set_region_4
-ffffffff82455a80 T mtw_efuse_read_2
-ffffffff82455c50 T mtw_eeprom_read_2
-ffffffff82455cd0 T mtw_rf_read
-ffffffff82455e70 T mtw_rf_write
-ffffffff82455fa0 T mtw_bbp_read
-ffffffff82456110 T mtw_bbp_write
-ffffffff82456210 T mtw_mcu_calibrate
-ffffffff824562a0 T mtw_mcu_cmd
-ffffffff82456350 T mtw_mcu_channel
-ffffffff824563e0 T mtw_mcu_radio
-ffffffff82456470 T mtw_get_txpower
-ffffffff824565c0 T mtw_stop
-ffffffff82456c40 T mtw_init
-ffffffff82457b50 T mtw_do_async
-ffffffff82457c80 T mtw_newstate_cb
-ffffffff824581f0 T mtw_set_leds
-ffffffff82458280 T mtw_abort_tsf_sync
-ffffffff82458350 T mtw_set_chan
-ffffffff82458430 T mtw_enable_mrr
-ffffffff82458520 T mtw_set_txpreamble
-ffffffff82458600 T mtw_set_basicrates
-ffffffff824586c0 T mtw_set_bssid
-ffffffff824587e0 T mtw_enable_tsf_sync
-ffffffff824588f0 T mtw_updateedca_cb
-ffffffff82458c50 T mtw_updateslot_cb
-ffffffff82458d30 T mtw_set_key_cb
-ffffffff82459340 T mtw_delete_key_cb
-ffffffff82459500 T mtw_calibrate_cb
-ffffffff824595f0 T mtw_rx_frame
-ffffffff82459a10 T mtw_rssi2dbm
-ffffffff82459ac0 T mtw_rxeof
-ffffffff82459c10 T mtw_txeof
-ffffffff82459d10 T mtw_tx
-ffffffff8245a1d0 T mtw_select_chan_group
-ffffffff8245a480 T mt7601_set_agc
-ffffffff8245a4e0 T mt7601_set_chan
-ffffffff8245a730 T mtw_set_txrts
-ffffffff8245a800 T mtw_set_macaddr
-ffffffff8245a920 T mt7601_bbp_init
-ffffffff8245aa30 T mt7601_rf_init
-ffffffff8245ab10 T mt7601_rf_setup
-ffffffff8245b030 T mt7601_rf_temperature
-ffffffff8245b4a0 T mt7601_rxdc_cal
-ffffffff8245b710 T mt7601_r49_read
-ffffffff8245b780 T mtw_txrx_enable
-ffffffff8245c000 T zyd_match
-ffffffff8245c070 T zyd_attach
-ffffffff8245c110 T zyd_detach
-ffffffff8245c230 T zyd_attachhook
-ffffffff8245c3c0 T zyd_loadfirmware
-ffffffff8245c4c0 T zyd_complete_attach
-ffffffff8245ca00 T zyd_task
-ffffffff8245cda0 T zyd_next_scan
-ffffffff8245cde0 T zyd_amrr_timeout
-ffffffff8245ce60 T zyd_open_pipes
-ffffffff8245d010 T zyd_read_eeprom
-ffffffff8245d310 T zyd_rf_attach
-ffffffff8245d530 T zyd_hw_init
-ffffffff8245ddb0 T zyd_rf_name
-ffffffff8245ddf0 T zyd_ioctl
-ffffffff8245dff0 T zyd_start
-ffffffff8245e170 T zyd_watchdog
-ffffffff8245e200 T zyd_node_alloc
-ffffffff8245e220 T zyd_newassoc
-ffffffff8245e2b0 T zyd_newstate
-ffffffff8245e350 T zyd_media_change
-ffffffff8245e3b0 T zyd_close_pipes
-ffffffff8245e480 T zyd_free_rx_list
-ffffffff8245e4d0 T zyd_free_tx_list
-ffffffff8245e540 T zyd_intr
-ffffffff8245e690 T zyd_alloc_tx_list
-ffffffff8245e780 T zyd_alloc_rx_list
-ffffffff8245e840 T zyd_init
-ffffffff8245ec50 T zyd_set_led
-ffffffff8245ed10 T zyd_write32
-ffffffff8245ed80 T zyd_set_chan
-ffffffff8245f0b0 T zyd_set_bssid
-ffffffff8245f160 T zyd_cmd_read
-ffffffff8245f380 T zyd_read16
-ffffffff8245f3f0 T zyd_read32
-ffffffff8245f490 T zyd_cmd_write
-ffffffff8245f5e0 T zyd_write16
-ffffffff8245f630 T zyd_rfwrite
-ffffffff8245f760 T zyd_lock_phy
-ffffffff8245f810 T zyd_unlock_phy
-ffffffff8245f8c0 T zyd_rfmd_init
-ffffffff8245fa60 T zyd_rfmd_switch_radio
-ffffffff8245fb00 T zyd_rfmd_set_channel
-ffffffff8245fd50 T zyd_al2230_init
-ffffffff82460070 T zyd_al2230_init_b
-ffffffff82460210 T zyd_al2230_switch_radio
-ffffffff824602c0 T zyd_al2230_set_channel
-ffffffff82460650 T zyd_al7230B_init
-ffffffff82460bf0 T zyd_al7230B_switch_radio
-ffffffff82460c90 T zyd_al7230B_set_channel
-ffffffff82461220 T zyd_al2210_init
-ffffffff82461540 T zyd_al2210_switch_radio
-ffffffff82461570 T zyd_al2210_set_channel
-ffffffff82461880 T zyd_gct_init
-ffffffff82461a20 T zyd_gct_switch_radio
-ffffffff82461a50 T zyd_gct_set_channel
-ffffffff82461db0 T zyd_maxim_init
-ffffffff82461ff0 T zyd_maxim_switch_radio
-ffffffff82462020 T zyd_maxim_set_channel
-ffffffff82462480 T zyd_maxim2_init
-ffffffff824626c0 T zyd_maxim2_switch_radio
-ffffffff824626f0 T zyd_maxim2_set_channel
-ffffffff82462b50 T zyd_set_beacon_interval
-ffffffff82462c50 T zyd_set_multi
-ffffffff82462da0 T zyd_set_macaddr
-ffffffff82462e50 T zyd_switch_radio
-ffffffff82462fa0 T zyd_set_rxfilter
-ffffffff82463030 T zyd_plcp_signal
-ffffffff824630e0 T zyd_rx_data
-ffffffff82463320 T zyd_rxeof
-ffffffff82463510 T zyd_txeof
-ffffffff82463610 T zyd_tx
-ffffffff824639f0 T zyd_stop
-ffffffff82463b40 T zyd_iter_func
-ffffffff82464000 T upgt_match
-ffffffff824640a0 T upgt_attach
-ffffffff82464410 T upgt_detach
-ffffffff82464560 T upgt_device_type
-ffffffff824645f0 T upgt_newstate_task
-ffffffff82464700 T upgt_tx_task
-ffffffff82464a60 T upgt_next_scan
-ffffffff82464aa0 T upgt_set_led_blink
-ffffffff82464ad0 T upgt_alloc_tx
-ffffffff82464d00 T upgt_alloc_rx
-ffffffff82464db0 T upgt_alloc_cmd
-ffffffff82464e60 T upgt_attach_hook
-ffffffff82465460 T upgt_fw_alloc
-ffffffff824654f0 T upgt_device_init
-ffffffff824655f0 T upgt_fw_verify
-ffffffff82465800 T upgt_mem_init
-ffffffff82465920 T upgt_fw_load
-ffffffff82465da0 T upgt_rx_cb
-ffffffff82465ee0 T upgt_eeprom_read
-ffffffff824660a0 T upgt_eeprom_parse
-ffffffff824663d0 T upgt_ioctl
-ffffffff82466580 T upgt_start
-ffffffff824667e0 T upgt_watchdog
-ffffffff82466840 T upgt_newassoc
-ffffffff82466880 T upgt_newstate
-ffffffff82466910 T upgt_media_change
-ffffffff82466980 T upgt_free_tx
-ffffffff82466aa0 T upgt_free_rx
-ffffffff82466b00 T upgt_free_cmd
-ffffffff82466b50 T upgt_fw_free
-ffffffff82466bb0 T upgt_bulk_xmit
-ffffffff82466c70 T upgt_mem_alloc
-ffffffff82466ce0 T upgt_mem_free
-ffffffff82466d50 T upgt_crc32_le
-ffffffff82466d90 T upgt_fw_copy
-ffffffff82466e50 T upgt_chksum_le
-ffffffff82466ea0 T upgt_eeprom_parse_hwrx
-ffffffff82466ee0 T upgt_eeprom_parse_freq3
-ffffffff82466f70 T upgt_eeprom_parse_freq4
-ffffffff82467110 T upgt_eeprom_parse_freq6
-ffffffff824671d0 T upgt_init
-ffffffff82467370 T upgt_stop
-ffffffff824673d0 T upgt_set_channel
-ffffffff824675b0 T upgt_setup_rates
-ffffffff82467680 T upgt_set_macfilter
-ffffffff82467920 T upgt_set_led
-ffffffff82467b00 T upgt_get_stats
-ffffffff82467c50 T upgt_tx_done
-ffffffff82467de0 T upgt_rx
-ffffffff82467f90 T upgt_rx_rate
-ffffffff82467ff0 T upgt_hexdump
-ffffffff82469000 T urtw_match
-ffffffff82469070 T urtw_attach
-ffffffff82469770 T urtw_detach
-ffffffff82469960 T urtw_read32_c
-ffffffff824699c0 T urtw_read8_c
-ffffffff82469a20 T urtw_get_rfchip
-ffffffff82469b60 T urtw_get_macaddr
-ffffffff82469c00 T urtw_get_txpwr
-ffffffff82469f80 T urtw_led_init
-ffffffff8246a030 T urtw_task
-ffffffff8246a2f0 T urtw_ledusbtask
-ffffffff8246a330 T urtw_next_scan
-ffffffff8246a3b0 T urtw_ledtask
-ffffffff8246a3e0 T urtw_init
-ffffffff8246a9d0 T urtw_8187b_init
-ffffffff8246b210 T urtw_ioctl
-ffffffff8246b450 T urtw_start
-ffffffff8246b620 T urtw_watchdog
-ffffffff8246b6b0 T urtw_newstate
-ffffffff8246b740 T urtw_media_change
-ffffffff8246b7c0 T urtw_free_tx_data_list
-ffffffff8246b880 T urtw_free_rx_data_list
-ffffffff8246b900 T urtw_close_pipes
-ffffffff8246b9a0 T urtw_open_pipes
-ffffffff8246bb20 T urtw_alloc_rx_data_list
-ffffffff8246bc60 T urtw_alloc_tx_data_list
-ffffffff8246bdb0 T urtw_eprom_read32
-ffffffff8246c1d0 T urtw_8225_write_s16
-ffffffff8246c240 T urtw_8225_read
-ffffffff8246c9b0 T urtw_read16_c
-ffffffff8246ca10 T urtw_write16_c
-ffffffff8246ca90 T urtw_8225_write_c
-ffffffff8246cd90 T urtw_8225_isv2
-ffffffff8246cf10 T urtw_8225_rf_init
-ffffffff8246d590 T urtw_8225_rf_set_chan
-ffffffff8246d7e0 T urtw_8225_rf_set_sens
-ffffffff8246d8a0 T urtw_8225v2_rf_init
-ffffffff8246dfb0 T urtw_8225v2_rf_set_chan
-ffffffff8246e200 T urtw_8225v2_b_rf_init
-ffffffff8246ea30 T urtw_8225v2_b_rf_set_chan
-ffffffff8246eb90 T urtw_write8_c
-ffffffff8246ec00 T urtw_eprom_cs
-ffffffff8246ecd0 T urtw_eprom_ck
-ffffffff8246ee00 T urtw_eprom_sendbits
-ffffffff8246ee90 T urtw_eprom_writebit
-ffffffff8246ef60 T urtw_eprom_readbit
-ffffffff8246f000 T urtw_read8e
-ffffffff8246f060 T urtw_write8e
-ffffffff8246f0d0 T urtw_write32_c
-ffffffff8246f140 T urtw_8180_set_anaparam
-ffffffff8246f390 T urtw_8185_set_anaparam2
-ffffffff8246f5e0 T urtw_intr_disable
-ffffffff8246f640 T urtw_reset
-ffffffff8246f960 T urtw_led_on
-ffffffff8246fa30 T urtw_led_mode0
-ffffffff8246fcb0 T urtw_led_mode1
-ffffffff8246fce0 T urtw_led_mode2
-ffffffff8246fd10 T urtw_led_mode3
-ffffffff8246fd40 T urtw_led_blink
-ffffffff82470060 T urtw_led_ctl
-ffffffff824700c0 T urtw_update_msr
-ffffffff82470190 T urtw_rate2rtl
-ffffffff82470260 T urtw_rtl2rate
-ffffffff824702b0 T urtw_set_rate
-ffffffff82470380 T urtw_intr_enable
-ffffffff824703e0 T urtw_rx_setconf
-ffffffff824704d0 T urtw_rx_enable
-ffffffff82470600 T urtw_rxeof
-ffffffff82470990 T urtw_tx_enable
-ffffffff82470ba0 T urtw_stop
-ffffffff82470ce0 T urtw_set_macaddr
-ffffffff82470d90 T urtw_set_multi
-ffffffff82470dc0 T urtw_set_chan
-ffffffff82470f00 T urtw_tx_start
-ffffffff82471430 T urtw_txeof_low
-ffffffff82471530 T urtw_txeof_normal
-ffffffff82471630 T urtw_8225_usb_init
-ffffffff82471880 T urtw_8185_rf_pins_enable
-ffffffff824718e0 T urtw_8187_write_phy
-ffffffff824719f0 T urtw_8187_write_phy_ofdm_c
-ffffffff82471a10 T urtw_8187_write_phy_cck_c
-ffffffff82471a30 T urtw_8225_setgain
-ffffffff82471b00 T urtw_8225_set_txpwrlvl
-ffffffff82471e50 T urtw_8185_tx_antenna
-ffffffff82471ee0 T urtw_isbmode
-ffffffff82471f50 T urtw_8225v2_setgain
-ffffffff82472040 T urtw_8225v2_set_txpwrlvl
-ffffffff82472320 T urtw_set_bssid
-ffffffff824723d0 T urtw_8187b_update_wmm
-ffffffff824724f0 T urtw_8187b_reset
-ffffffff824729d0 T urtw_8225v2_b_config_mac
-ffffffff82472bd0 T urtw_8225v2_b_init_rfe
-ffffffff82472cb0 T urtw_8225v2_b_update_chan
-ffffffff82472ef0 T urtw_8225v2_b_set_txpwrlvl
-ffffffff82474000 T urtwn_match
-ffffffff82474070 T urtwn_attach
-ffffffff82474370 T urtwn_detach
-ffffffff824744b0 T urtwn_task
-ffffffff82474570 T urtwn_scan_to
-ffffffff824745f0 T urtwn_calib_to
-ffffffff824746f0 T urtwn_open_pipes
-ffffffff82474980 T urtwn_write_1
-ffffffff824749f0 T urtwn_write_2
-ffffffff82474a60 T urtwn_write_4
-ffffffff82474ac0 T urtwn_read_1
-ffffffff82474b30 T urtwn_read_2
-ffffffff82474ba0 T urtwn_read_4
-ffffffff82474c10 T urtwn_tx
-ffffffff82475000 T urtwn_power_on
-ffffffff82475040 T urtwn_dma_init
-ffffffff82475450 T urtwn_fw_loadpage
-ffffffff824755a0 T urtwn_load_firmware
-ffffffff82475650 T urtwn_aggr_init
-ffffffff82475990 T urtwn_mac_init
-ffffffff82475b80 T urtwn_bb_init
-ffffffff824764b0 T urtwn_alloc_buffers
-ffffffff824765c0 T urtwn_init
-ffffffff82476730 T urtwn_stop
-ffffffff824767d0 T urtwn_is_oactive
-ffffffff82476810 T urtwn_next_calib
-ffffffff82476880 T urtwn_cancel_calib
-ffffffff824768c0 T urtwn_next_scan
-ffffffff82476930 T urtwn_cancel_scan
-ffffffff82476970 T urtwn_wait_async
-ffffffff824769b0 T urtwn_close_pipes
-ffffffff82476a60 T urtwn_ioctl
-ffffffff82476b00 T urtwn_updateslot
-ffffffff82476ba0 T urtwn_updateedca
-ffffffff82476c40 T urtwn_set_key
-ffffffff82476db0 T urtwn_delete_key
-ffffffff82476f20 T urtwn_newstate
-ffffffff82477010 T urtwn_free_tx_list
-ffffffff82477130 T urtwn_free_rx_list
-ffffffff82477180 T urtwn_alloc_rx_list
-ffffffff82477230 T urtwn_alloc_tx_list
-ffffffff82477320 T urtwn_do_async
-ffffffff82477410 T urtwn_write_region_1
-ffffffff82477470 T urtwn_read_region_1
-ffffffff824774d0 T urtwn_llt_write
-ffffffff824775d0 T urtwn_calib_cb
-ffffffff82477630 T urtwn_newstate_cb
-ffffffff82477650 T urtwn_updateslot_cb
-ffffffff82477670 T urtwn_updateedca_cb
-ffffffff82477690 T urtwn_set_key_cb
-ffffffff82477770 T urtwn_delete_key_cb
-ffffffff824777a0 T urtwn_ccmp_decap
-ffffffff824778a0 T urtwn_rx_frame
-ffffffff82477cf0 T urtwn_rxeof
-ffffffff82477f60 T urtwn_txeof
-ffffffff82478020 T urtwn_tx_fill_desc
-ffffffff82478250 T urtwn_tx_fill_desc_gen2
-ffffffff82478410 T urtwn_r92c_power_on
-ffffffff82478830 T urtwn_r92e_power_on
-ffffffff82478de0 T urtwn_r88e_power_on
-ffffffff82479210 T urtwn_r88f_power_on
-ffffffff82479680 T urtwn_llt_init
-ffffffff824799d0 T urtwn_auto_llt_init
-ffffffff82479af0 T urtwn_burstlen_init
-ffffffff8247a000 T rsu_match
-ffffffff8247a070 T rsu_attach
-ffffffff8247a520 T rsu_detach
-ffffffff8247a620 T rsu_task
-ffffffff8247a6e0 T rsu_calib_to
-ffffffff8247a7e0 T rsu_read_4
-ffffffff8247a850 T rsu_read_rom
-ffffffff8247abc0 T rsu_open_pipes
-ffffffff8247ad20 T rsu_ioctl
-ffffffff8247ae70 T rsu_start
-ffffffff8247afd0 T rsu_watchdog
-ffffffff8247b060 T rsu_newstate
-ffffffff8247b140 T rsu_send_mgmt
-ffffffff8247b170 T rsu_media_change
-ffffffff8247b1e0 T rsu_close_pipes
-ffffffff8247b260 T rsu_free_tx_list
-ffffffff8247b390 T rsu_free_rx_list
-ffffffff8247b3e0 T rsu_alloc_rx_list
-ffffffff8247b490 T rsu_alloc_tx_list
-ffffffff8247b580 T rsu_do_async
-ffffffff8247b670 T rsu_wait_async
-ffffffff8247b6a0 T rsu_write_region_1
-ffffffff8247b700 T rsu_write_1
-ffffffff8247b770 T rsu_write_2
-ffffffff8247b7e0 T rsu_write_4
-ffffffff8247b840 T rsu_read_region_1
-ffffffff8247b8a0 T rsu_read_1
-ffffffff8247b910 T rsu_read_2
-ffffffff8247b980 T rsu_fw_iocmd
-ffffffff8247ba80 T rsu_efuse_read_1
-ffffffff8247bbc0 T rsu_fw_cmd
-ffffffff8247bce0 T rsu_stop
-ffffffff8247bdf0 T rsu_init
-ffffffff8247c620 T rsu_calib_cb
-ffffffff8247c760 T rsu_newstate_cb
-ffffffff8247ca30 T rsu_disconnect
-ffffffff8247cb00 T rsu_site_survey
-ffffffff8247cca0 T rsu_join_bss
-ffffffff8247d0d0 T rsu_set_key
-ffffffff8247d200 T rsu_set_key_cb
-ffffffff8247d430 T rsu_delete_key
-ffffffff8247d560 T rsu_delete_key_cb
-ffffffff8247d680 T rsu_event_survey
-ffffffff8247d810 T rsu_event_join_bss
-ffffffff8247d8c0 T rsu_rx_event
-ffffffff8247dab0 T rsu_rx_multi_event
-ffffffff8247db50 T rsu_get_rssi
-ffffffff8247dba0 T rsu_rx_frame
-ffffffff8247de90 T rsu_rx_multi_frame
-ffffffff8247df70 T rsu_rxeof
-ffffffff8247e160 T rsu_txeof
-ffffffff8247e220 T rsu_tx
-ffffffff8247e510 T rsu_power_on_acut
-ffffffff8247ee80 T rsu_power_on_bcut
-ffffffff8247f8a0 T rsu_power_off
-ffffffff8247fb20 T rsu_fw_loadsection
-ffffffff8247fc50 T rsu_load_firmware
-ffffffff82481000 T otus_match
-ffffffff82481070 T otus_attach
-ffffffff82481160 T otus_detach
-ffffffff82481240 T otus_task
-ffffffff82481300 T otus_next_scan
-ffffffff82481390 T otus_calibrate_to
-ffffffff82481460 T otus_open_pipes
-ffffffff82481820 T otus_attachhook
-ffffffff82481c90 T otus_close_pipes
-ffffffff82481d70 T otus_load_firmware
-ffffffff82481e90 T otus_cmd
-ffffffff82482050 T otus_read_eeprom
-ffffffff82482120 T otus_led_newstate_type3
-ffffffff82482260 T otus_get_chanlist
-ffffffff824824c0 T otus_ioctl
-ffffffff824826a0 T otus_start
-ffffffff82482820 T otus_watchdog
-ffffffff824828b0 T otus_node_alloc
-ffffffff824828d0 T otus_newassoc
-ffffffff82482a20 T otus_updateslot
-ffffffff82482ac0 T otus_updateedca
-ffffffff82482b60 T otus_newstate
-ffffffff82482c40 T otus_media_change
-ffffffff82482d80 T otus_intr
-ffffffff82482db0 T otus_alloc_tx_cmd
-ffffffff82482e60 T otus_alloc_tx_data_list
-ffffffff82482f20 T otus_alloc_rx_data_list
-ffffffff82482fe0 T otus_rxeof
-ffffffff82483140 T otus_free_tx_cmd
-ffffffff824831a0 T otus_free_tx_data_list
-ffffffff82483270 T otus_free_rx_data_list
-ffffffff824832d0 T otus_do_async
-ffffffff824833c0 T otus_newstate_cb
-ffffffff824835a0 T otus_set_chan
-ffffffff82483c30 T otus_set_bssid
-ffffffff82483d50 T otus_write
-ffffffff82483dd0 T otus_write_barrier
-ffffffff82483e40 T otus_init
-ffffffff82484100 T otus_cmd_rxeof
-ffffffff82484200 T otus_sub_rxeof
-ffffffff824846b0 T otus_txeof
-ffffffff82484740 T otus_tx
-ffffffff82484b00 T otus_set_multi
-ffffffff82484cb0 T otus_stop
-ffffffff82484dd0 T otus_updateedca_cb
-ffffffff824852c0 T otus_updateslot_cb
-ffffffff82485360 T otus_init_mac
-ffffffff82485e80 T otus_phy_get_def
-ffffffff82485f10 T otus_set_board_values
-ffffffff82486660 T otus_program_phy
-ffffffff82486b50 T otus_set_rf_bank4
-ffffffff82486d20 T otus_get_delta_slope
-ffffffff82486de0 T otus_set_macaddr
-ffffffff82486f00 T otus_led_newstate_type1
-ffffffff82486f30 T otus_led_newstate_type2
-ffffffff82487000 T umb_match
-ffffffff824870d0 T umb_attach
-ffffffff82487970 T umb_detach
-ffffffff82487ad0 T umb_state_task
-ffffffff82487c70 T umb_get_response_task
-ffffffff82487d80 T umb_statechg_timeout
-ffffffff82487df0 T umb_intr
-ffffffff82487ee0 T umb_ncm_setup
-ffffffff824880a0 T umb_ncm_setup_format
-ffffffff82488170 T umb_ioctl
-ffffffff82488540 T umb_start
-ffffffff824887a0 T umb_rtrequest
-ffffffff82488a90 T umb_watchdog
-ffffffff82488b20 T umb_input
-ffffffff82488bd0 T umb_output
-ffffffff82488c30 T umb_open
-ffffffff82488c90 T umb_down
-ffffffff82488f20 T umb_close
-ffffffff82488f80 T umb_alloc_xfers
-ffffffff82489040 T umb_free_xfers
-ffffffff824890c0 T umb_alloc_bulkpipes
-ffffffff824891c0 T umb_rx
-ffffffff82489220 T umb_close_bulkpipes
-ffffffff824892b0 T umb_setpin
-ffffffff824895b0 T umb_setdataclass
-ffffffff82489680 T umb_encap
-ffffffff82489bf0 T umb_send_inet_proposal
-ffffffff82489e10 T umb_newstate
-ffffffff82489f80 T umb_cmd
-ffffffff8248a070 T umb_up
-ffffffff8248a630 T umb_allocate_cid
-ffffffff8248a6e0 T umb_radio
-ffffffff8248a780 T umb_send_fcc_auth
-ffffffff8248a8f0 T umb_packet_service
-ffffffff8248a990 T umb_connect
-ffffffff8248aa10 T umb_qry_ipconfig
-ffffffff8248ab20 T umb_clear_addr
-ffffffff8248ae10 T umb_disconnect
-ffffffff8248ae60 T umb_get_encap_response
-ffffffff8248af00 T umb_decode_response
-ffffffff8248b060 T umb_handle_indicate_status_msg
-ffffffff8248b100 T umb_handle_opendone_msg
-ffffffff8248b350 T umb_handle_closedone_msg
-ffffffff8248b390 T umb_command_done
-ffffffff8248b6a0 T umb_decode_cid
-ffffffff8248b9f0 T umb_decode_register_state
-ffffffff8248bc30 T umb_decode_devices_caps
-ffffffff8248bdd0 T umb_decode_subscriber_status
-ffffffff8248c040 T umb_decode_radio_state
-ffffffff8248c120 T umb_decode_pin
-ffffffff8248c260 T umb_decode_packet_service
-ffffffff8248c650 T umb_decode_signal_state
-ffffffff8248c720 T umb_decode_connect_info
-ffffffff8248c880 T umb_add_inet_config
-ffffffff8248cb50 T umb_add_inet6_config
-ffffffff8248cec0 T umb_decode_ip_configuration
-ffffffff8248d700 T umb_rxeof
-ffffffff8248d830 T umb_decap
-ffffffff8248dad0 T umb_txeof
-ffffffff8248db70 T umb_send_encap_command
-ffffffff8248dc60 T umb_ctrl_msg
-ffffffff8248df30 T umb_cmd1
-ffffffff8248e030 T umb_send_connect
-ffffffff8248e210 T umb_decode_qmi
-ffffffff8248f000 T uath_match
-ffffffff8248f070 T uath_attach
-ffffffff8248f810 T uath_detach
-ffffffff8248fa20 T uath_attachhook
-ffffffff8248fb00 T uath_loadfirmware
-ffffffff8248fe10 T uath_open_pipes
-ffffffff8248ffb0 T uath_task
-ffffffff82490430 T uath_next_scan
-ffffffff82490470 T uath_stat
-ffffffff824904e0 T uath_alloc_tx_cmd_list
-ffffffff824905a0 T uath_alloc_rx_cmd_list
-ffffffff82490660 T uath_cmd_rxeof
-ffffffff82490790 T uath_reset
-ffffffff82490900 T uath_query_eeprom
-ffffffff82490a60 T uath_alloc_tx_data_list
-ffffffff82490b20 T uath_alloc_rx_data_list
-ffffffff82490c50 T uath_ioctl
-ffffffff82490d30 T uath_start
-ffffffff82490ee0 T uath_watchdog
-ffffffff82490f70 T uath_newstate
-ffffffff82491010 T uath_media_change
-ffffffff82491070 T uath_close_pipes
-ffffffff82491120 T uath_free_tx_data_list
-ffffffff82491240 T uath_free_rx_cmd_list
-ffffffff82491290 T uath_free_tx_cmd_list
-ffffffff824913b0 T uath_free_rx_data_list
-ffffffff82491420 T uath_init
-ffffffff82491b80 T uath_cmd_write
-ffffffff82491ba0 T uath_set_led
-ffffffff82491c00 T uath_switch_channel
-ffffffff82491d30 T uath_set_rates
-ffffffff82491dd0 T uath_cmd
-ffffffff82491ff0 T uath_cmd_read
-ffffffff82492010 T uath_write_reg
-ffffffff824920b0 T uath_write_multi
-ffffffff82492170 T uath_read_reg
-ffffffff82492210 T uath_read_eeprom
-ffffffff824922d0 T uath_data_rxeof
-ffffffff82492600 T uath_tx_null
-ffffffff82492740 T uath_data_txeof
-ffffffff82492840 T uath_tx_data
-ffffffff82492b10 T uath_stop
-ffffffff82492c40 T uath_reset_tx_queues
-ffffffff82492d10 T uath_wme_init
-ffffffff82492e00 T uath_set_chan
-ffffffff82492e80 T uath_set_key
-ffffffff82493020 T uath_set_keys
-ffffffff824932b0 T uath_set_rxfilter
-ffffffff82494000 T athn_usb_match
-ffffffff82494070 T athn_usb_attach
-ffffffff824941b0 T athn_usb_detach
-ffffffff82494260 T athn_usb_read
-ffffffff82494300 T athn_usb_write
-ffffffff82494390 T athn_usb_write_barrier
-ffffffff824943f0 T athn_usb_task
-ffffffff824944b0 T athn_usb_open_pipes
-ffffffff82494660 T athn_usb_alloc_tx_cmd
-ffffffff82494700 T athn_usb_attachhook
-ffffffff824948c0 T athn_usb_wait_async
-ffffffff824948f0 T athn_usb_close_pipes
-ffffffff824949c0 T athn_usb_free_tx_cmd
-ffffffff82494a10 T athn_usb_free_tx_list
-ffffffff82494b40 T athn_usb_free_rx_list
-ffffffff82494b90 T athn_usb_load_firmware
-ffffffff82494d80 T athn_usb_htc_setup
-ffffffff824950c0 T athn_usb_ioctl
-ffffffff82495270 T athn_usb_start
-ffffffff824953f0 T athn_usb_watchdog
-ffffffff82495480 T athn_usb_node_alloc
-ffffffff824954a0 T athn_usb_newauth
-ffffffff82495670 T athn_usb_newassoc
-ffffffff824957a0 T athn_usb_node_free
-ffffffff824958a0 T athn_usb_updateslot
-ffffffff824958d0 T athn_usb_updateedca
-ffffffff82495990 T athn_usb_set_key
-ffffffff82495ad0 T athn_usb_delete_key
-ffffffff82495c20 T athn_usb_newstate
-ffffffff82495d30 T athn_usb_media_change
-ffffffff82495dc0 T athn_usb_next_scan
-ffffffff82495e60 T athn_usb_rx_enable
-ffffffff82495ed0 T athn_usb_intr
-ffffffff82496060 T athn_usb_alloc_rx_list
-ffffffff82496110 T athn_usb_alloc_tx_list
-ffffffff82496200 T athn_usb_do_async
-ffffffff82496320 T athn_usb_htc_msg
-ffffffff824963b0 T athn_usb_htc_connect_svc
-ffffffff82496580 T athn_usb_wmi_xcmd
-ffffffff824967b0 T athn_usb_read_rom
-ffffffff82496910 T athn_usb_stop
-ffffffff82496c20 T athn_usb_init
-ffffffff82497070 T athn_usb_newstate_cb
-ffffffff82497370 T athn_usb_remove_node
-ffffffff82497470 T athn_usb_switch_chan
-ffffffff82497650 T athn_usb_create_node
-ffffffff824978c0 T athn_usb_newassoc_cb
-ffffffff82497a50 T athn_usb_node_set_rates
-ffffffff82497b80 T athn_usb_count_active_sta
-ffffffff82497bd0 T athn_usb_newauth_cb
-ffffffff82497cb0 T athn_usb_node_free_cb
-ffffffff82497d70 T athn_usb_ampdu_tx_start
-ffffffff82497e80 T athn_usb_ampdu_tx_start_cb
-ffffffff82497ee0 T athn_usb_ampdu_tx_stop
-ffffffff82497fc0 T athn_usb_ampdu_tx_stop_cb
-ffffffff82498020 T athn_usb_clean_nodes
-ffffffff824980e0 T athn_usb_updateedca_cb
-ffffffff82498120 T athn_usb_updateslot_cb
-ffffffff82498160 T athn_usb_set_key_cb
-ffffffff82498220 T athn_usb_delete_key_cb
-ffffffff82498280 T athn_usb_bcneof
-ffffffff824982e0 T athn_usb_swba
-ffffffff82498440 T athn_usb_tx_status
-ffffffff824984b0 T athn_usb_rx_wmi_ctrl
-ffffffff824986d0 T athn_usb_rx_radiotap
-ffffffff824988a0 T athn_usb_rx_frame
-ffffffff82498b10 T athn_usb_rxeof
-ffffffff82498e30 T athn_usb_txeof
-ffffffff82498ef0 T athn_usb_tx
-ffffffff8249a000 T uow_match
-ffffffff8249a070 T uow_attach
-ffffffff8249a520 T uow_detach
-ffffffff8249a5f0 T uow_activate
-ffffffff8249a660 T uow_intr
-ffffffff8249a6b0 T uow_reset
-ffffffff8249a6d0 T uow_ow_reset
-ffffffff8249a720 T uow_ow_bit
-ffffffff8249a7b0 T uow_ow_read_byte
-ffffffff8249a830 T uow_ow_write_byte
-ffffffff8249a890 T uow_ow_read_block
-ffffffff8249a920 T uow_ow_write_block
-ffffffff8249a990 T uow_ow_matchrom
-ffffffff8249aa60 T uow_cmd
-ffffffff8249aba0 T uow_read
-ffffffff8249acb0 T uow_write
-ffffffff8249ad90 T uow_ow_search
-ffffffff8249b000 T uberry_match
-ffffffff8249b070 T uberry_attach
-ffffffff8249b1f0 T uberry_detach
-ffffffff8249b220 T uberry_charge
-ffffffff8249b2d0 T uberry_pearlmode
-ffffffff8249c000 T upd_match
-ffffffff8249c140 T upd_attach
-ffffffff8249c3c0 T upd_detach
-ffffffff8249c4b0 T upd_lookup_usage_entry
-ffffffff8249c570 T upd_intr
-ffffffff8249c5a0 T upd_attach_sensor_tree
-ffffffff8249c870 T upd_refresh
-ffffffff8249c990 T upd_request_children
-ffffffff8249cab0 T upd_update_report_cb
-ffffffff8249cbd0 T upd_lookup_sensor
-ffffffff8249cc40 T upd_sensor_invalidate
-ffffffff8249ccc0 T upd_sensor_update
-ffffffff8249d000 T uwacom_match
-ffffffff8249d0c0 T uwacom_attach
-ffffffff8249d2c0 T uwacom_detach
-ffffffff8249d2e0 T uwacom_enable
-ffffffff8249d350 T uwacom_ioctl
-ffffffff8249d400 T uwacom_disable
-ffffffff8249d430 T uwacom_intr
-ffffffff8249e000 T bwfm_usb_preinit
-ffffffff8249e500 T bwfm_usb_txcheck
-ffffffff8249e540 T bwfm_usb_txdata
-ffffffff8249e680 T bwfm_usb_txctl
-ffffffff8249e840 T bwfm_usb_match
-ffffffff8249e8b0 T bwfm_usb_attach
-ffffffff8249ea40 T bwfm_usb_detach
-ffffffff8249eb20 T bwfm_usb_dl_cmd
-ffffffff8249ebc0 T bwfm_usb_load_microcode
-ffffffff8249ef30 T bwfm_usb_alloc_rx_list
-ffffffff8249f020 T bwfm_usb_alloc_tx_list
-ffffffff8249f140 T bwfm_usb_rxeof
-ffffffff8249f2f0 T bwfm_usb_free_rx_list
-ffffffff8249f370 T bwfm_usb_free_tx_list
-ffffffff8249f3f0 T bwfm_usb_newbuf
-ffffffff8249f470 T bwfm_usb_txeof
-ffffffff8249f580 T bwfm_usb_txctl_cb
-ffffffff824a0000 T umstc_match
-ffffffff824a00b0 T umstc_attach
-ffffffff824a01b0 T umstc_detach
-ffffffff824a0200 T umstc_intr
-ffffffff824a0340 T umstc_brightness_task
-ffffffff824a1000 T uhidpp_match
-ffffffff824a10e0 T uhidpp_attach
-ffffffff824a1450 T uhidpp_detach
-ffffffff824a1690 T uhidpp_intr
-ffffffff824a17d0 T uhidpp_task
-ffffffff824a1870 T hidpp10_get_type
-ffffffff824a1970 T hidpp10_get_name
-ffffffff824a1a70 T hidpp10_enable_notifications
-ffffffff824a1ae0 T uhidpp_is_notification
-ffffffff824a1b60 T uhidpp_claim_notification
-ffffffff824a1c80 T uhidpp_refresh
-ffffffff824a1d50 T uhidpp_device_refresh
-ffffffff824a1e00 T uhidpp_consume_notification
-ffffffff824a1f50 T uhidpp_device_connect
-ffffffff824a23b0 T uhidpp_sleep
-ffffffff824a23e0 T hidpp_get_protocol_version
-ffffffff824a24a0 T uhidpp_device_features
-ffffffff824a2670 T hidpp20_battery_get_capability
-ffffffff824a2730 T hidpp20_unified_battery_get_capabilities
-ffffffff824a2820 T hidpp20_battery_get_level_status
-ffffffff824a2960 T hidpp20_unified_battery_get_status
-ffffffff824a2a80 T hidpp20_root_get_feature
-ffffffff824a2b30 T hidpp20_feature_get_count
-ffffffff824a2bd0 T hidpp20_feature_get_id
-ffffffff824a2c80 T hidpp_send_fap_report
-ffffffff824a2d60 T hidpp_send_rap_report
-ffffffff824a2e20 T hidpp20_battery_status_is_charging
-ffffffff824a2e60 T hidpp20_unified_battery_status_is_charging
-ffffffff824a2ea0 T hidpp_send_validate
-ffffffff824a2ef0 T hidpp_send_report
-ffffffff824a4000 T ucc_match
-ffffffff824a40a0 T ucc_attach
-ffffffff824a41b0 T ucc_detach
-ffffffff824a4210 T ucc_intr
-ffffffff824a4250 T ucc_enable
-ffffffff824a5000 T iic_match
-ffffffff824a5050 T iic_attach
-ffffffff824a50c0 T iicbus_print
-ffffffff824a5110 T iic_print
-ffffffff824a5180 T iic_search
-ffffffff824a5250 T iic_is_compatible
-ffffffff824a6000 T iic_exec
-ffffffff824a6220 T iic_smbus_write_byte
-ffffffff824a6320 T iic_smbus_read_byte
-ffffffff824a6380 T iic_smbus_receive_byte
-ffffffff824a7000 T iicprobeinit
-ffffffff824a7040 T iicprobenc
-ffffffff824a70f0 T iicprobew
-ffffffff824a71a0 T iicprobe
-ffffffff824a7270 T lm75probe
-ffffffff824a8790 T adm1032cloneprobe
-ffffffff824a8b10 T iic_ignore_addr
-ffffffff824a8bc0 T iic_dump
-ffffffff824a9070 T iic_probe_sensor
-ffffffff824b2d90 T iic_probe_eeprom
-ffffffff824b2e50 T iic_scan
-ffffffff824b4000 T i2c_wait_for_scl
-ffffffff824b40f0 T i2c_bitbang_send_stop
-ffffffff824b4170 T i2c_bitbang_send_start
-ffffffff824b42d0 T i2c_bitbang_initiate_xfer
-ffffffff824b4360 T i2c_bitbang_write_byte
-ffffffff824b4600 T i2c_bitbang_read_byte
-ffffffff824b5000 T lmtemp_match
-ffffffff824b50b0 T lmtemp_attach
-ffffffff824b5300 T lmtemp_refresh_sensor_data
-ffffffff824b53e0 T lmtemp_temp_read
-ffffffff824b6000 T lmn_match
-ffffffff824b6050 T lmn_attach
-ffffffff824b6190 T lmn_refresh
-ffffffff824b7000 T lmenv_match
-ffffffff824b70b0 T lmenv_attach
-ffffffff824b75f0 T lmenv_refresh
-ffffffff824b8000 T maxtmp_match
-ffffffff824b8150 T maxtmp_attach
-ffffffff824b82e0 T maxtmp_refresh
-ffffffff824b8350 T maxtmp_readport
-ffffffff824b9000 T adc_match
-ffffffff824b9070 T adc_attach
-ffffffff824b9320 T adc_refresh
-ffffffff824ba000 T admtemp_match
-ffffffff824ba110 T admtemp_attach
-ffffffff824ba420 T admtemp_refresh
-ffffffff824bb000 T admlc_match
-ffffffff824bb050 T admlc_attach
-ffffffff824bb3f0 T admlc_refresh
-ffffffff824bc000 T admtm_match
-ffffffff824bc090 T admtm_attach
-ffffffff824bc410 T admtm_refresh
-ffffffff824bd000 T admtmp_match
-ffffffff824bd050 T admtmp_attach
-ffffffff824bd1c0 T admtmp_refresh
-ffffffff824be000 T admtt_match
-ffffffff824be050 T admtt_attach
-ffffffff824be200 T admtt_refresh
-ffffffff824bf000 T maxds_match
-ffffffff824bf090 T maxds_attach
-ffffffff824bf290 T maxds_refresh
-ffffffff824c0000 T adt_match
-ffffffff824c0140 T adt_attach
-ffffffff824c06b0 T adt_refresh
-ffffffff824c1000 T lm_i2c_match
-ffffffff824c1110 T lm_i2c_attach
-ffffffff824c1210 T lm_i2c_writereg
-ffffffff824c12c0 T lm_i2c_readreg
-ffffffff824c2000 T admcts_match
-ffffffff824c2050 T admcts_attach
-ffffffff824c25c0 T admcts_refresh
-ffffffff824c3000 T wbng_match
-ffffffff824c3050 T wbng_attach
-ffffffff824c34b0 T wbng_refresh
-ffffffff824c35e0 T wbng_readreg
-ffffffff824c3650 T wbng_writereg
-ffffffff824c36b0 T wbng_refresh_volts
-ffffffff824c39d0 T wbng_refresh_temps
-ffffffff824c3bf0 T wbng_refresh_fans
-ffffffff824c4000 T nvt_match
-ffffffff824c4050 T nvt_attach
-ffffffff824c43d0 T nvt_readreg
-ffffffff824c4440 T nvt_refresh
-ffffffff824c4570 T nvt_writereg
-ffffffff824c45d0 T nvt_refresh_volts
-ffffffff824c4700 T nvt_refresh_temps
-ffffffff824c4860 T nvt_refresh_fans
-ffffffff824c5000 T adl_match
-ffffffff824c5050 T adl_attach
-ffffffff824c51f0 T adl_refresh
-ffffffff824c6000 T andl_match
-ffffffff824c6050 T andl_attach
-ffffffff824c62e0 T andl_refresh
-ffffffff824c6360 T andl_refresh_temps
-ffffffff824c64a0 T andl_refresh_volts
-ffffffff824c6670 T andl_refresh_tachs
-ffffffff824c6790 T andl_readreg
-ffffffff824c6800 T andl_writereg
-ffffffff824c7000 T spdmem_iic_match
-ffffffff824c70a0 T spdmem_iic_attach
-ffffffff824c70f0 T spdmem_iic_read
-ffffffff824c8000 T sdtemp_match
-ffffffff824c8290 T sdtemp_attach
-ffffffff824c8340 T sdtemp_refresh
-ffffffff824c9000 T lisa_match
-ffffffff824c9050 T lisa_attach
-ffffffff824c9180 T lisa_refresh
-ffffffff824c92a0 T lisa_readreg
-ffffffff824c9310 T lisa_writereg
-ffffffff824ca000 T ihidev_match
-ffffffff824ca050 T ihidev_attach
-ffffffff824ca540 T ihidev_detach
-ffffffff824ca5e0 T ihidev_activate
-ffffffff824ca720 T ihidev_hid_command
-ffffffff824cab00 T ihidev_hid_desc_parse
-ffffffff824cad10 T ihidev_intr
-ffffffff824cb020 T ihidev_maxrepid
-ffffffff824cb0d0 T ihidev_submatch
-ffffffff824cb120 T ihidev_print
-ffffffff824cb180 T ihidev_reset
-ffffffff824cb3a0 T ihidev_sleep
-ffffffff824cb430 T ihidev_poll
-ffffffff824cb480 T ihidev_open
-ffffffff824cb550 T ihidev_close
-ffffffff824cb650 T ihidev_ioctl
-ffffffff824cb680 T ihidev_get_report_desc
-ffffffff824cb6c0 T ihidev_report_type_conv
-ffffffff824cb700 T ihidev_get_report
-ffffffff824cb780 T ihidev_set_report
-ffffffff824cc000 T ikbd_cngetc
-ffffffff824cc080 T ikbd_cnpollc
-ffffffff824cc0f0 T ikbd_cnbell
-ffffffff824cc110 T ikbd_enable
-ffffffff824cc190 T ikbd_set_leds
-ffffffff824cc1c0 T ikbd_ioctl
-ffffffff824cc270 T ikbd_match
-ffffffff824cc2e0 T ikbd_attach
-ffffffff824cc430 T ikbd_detach
-ffffffff824cc450 T ikbd_intr
-ffffffff824cd000 T ims_enable
-ffffffff824cd050 T ims_ioctl
-ffffffff824cd0c0 T ims_disable
-ffffffff824cd0f0 T ims_match
-ffffffff824cd1e0 T ims_attach
-ffffffff824cd2d0 T ims_detach
-ffffffff824cd2f0 T ims_intr
-ffffffff824ce000 T imt_enable
-ffffffff824ce070 T imt_ioctl
-ffffffff824ce100 T imt_disable
-ffffffff824ce130 T imt_match
-ffffffff824ce1d0 T imt_attach
-ffffffff824ce2d0 T imt_detach
-ffffffff824ce2f0 T imt_find_winptp_reports
-ffffffff824ce520 T imt_intr
-ffffffff824ce560 T imt_hidev_get_report
-ffffffff824ce580 T imt_hidev_set_report
-ffffffff824cf000 T iatp_enable
-ffffffff824cf150 T iatp_ioctl
-ffffffff824cf2b0 T iatp_disable
-ffffffff824cf300 T iatp_match
-ffffffff824cf350 T iatp_attach
-ffffffff824cf4b0 T iatp_detach
-ffffffff824cf510 T iatp_activate
-ffffffff824cf580 T iatp_init
-ffffffff824cfd60 T iatp_intr
-ffffffff824cfdf0 T iatp_configure
-ffffffff824cfe90 T iatp_t5_read_msgs
-ffffffff824cffd0 T iatp_read_reg
-ffffffff824d0080 T iatp_write_reg
-ffffffff824d0160 T iatp_t44_read_count
-ffffffff824d0270 T iatp_proc_msg
-ffffffff824d0340 T iatp_t19_proc_msg
-ffffffff824d03d0 T iatp_t100_proc_msg
-ffffffff824d0510 T iatp_t6_proc_msg
-ffffffff824d0540 T iatp_t7_set_power_mode
-ffffffff824d1000 T bgw_match
-ffffffff824d10f0 T bgw_attach
-ffffffff824d12d0 T bgw_refresh
-ffffffff824d2000 T icc_match
-ffffffff824d20a0 T icc_attach
-ffffffff824d21a0 T icc_intr
-ffffffff824d21e0 T icc_enable
-ffffffff824d2220 T icc_detach
-ffffffff824d3000 T gpio_match
-ffffffff824d3050 T gpio_attach
-ffffffff824d30a0 T gpio_detach
-ffffffff824d3130 T gpio_submatch
-ffffffff824d31b0 T gpio_search
-ffffffff824d3240 T gpioopen
-ffffffff824d32c0 T gpio_print
-ffffffff824d3350 T gpiobus_print
-ffffffff824d33a0 T gpio_pin_map
-ffffffff824d3470 T gpio_npins
-ffffffff824d35d0 T gpio_pin_unmap
-ffffffff824d3630 T gpio_pin_read
-ffffffff824d3660 T gpio_pin_write
-ffffffff824d3690 T gpio_pin_ctl
-ffffffff824d36c0 T gpio_pin_caps
-ffffffff824d3700 T gpioclose
-ffffffff824d3770 T gpio_pinbyname
-ffffffff824d37e0 T gpio_ioctl
-ffffffff824d4080 T gpioioctl
-ffffffff824d5000 T acpi_pci_conf_read_1
-ffffffff824d5050 T acpi_pci_conf_read_2
-ffffffff824d50a0 T acpi_pci_conf_read_4
-ffffffff824d50c0 T acpi_pci_conf_write_1
-ffffffff824d5130 T acpi_pci_conf_write_2
-ffffffff824d51a0 T acpi_pci_conf_write_4
-ffffffff824d51c0 T acpi_gasio
-ffffffff824d56e0 T acpi_inidev
-ffffffff824d5780 T acpi_getsta
-ffffffff824d57e0 T acpi_foundprt
-ffffffff824d58d0 T acpi_print
-ffffffff824d5950 T acpi_getminbus
-ffffffff824d59b0 T acpi_matchcls
-ffffffff824d5aa0 T _acpi_matchhids
-ffffffff824d5b30 T acpi_matchhids
-ffffffff824d5c10 T acpi_getpci
-ffffffff824d6040 T acpi_find_pci
-ffffffff824d60d0 T acpi_pci_match
-ffffffff824d61b0 T acpi_pci_set_powerstate
-ffffffff824d6310 T acpi_pci_notify
-ffffffff824d63c0 T acpi_pci_min_powerstate
-ffffffff824d64a0 T acpi_pciroots_attach
-ffffffff824d6560 T acpi_gpio_event_task
-ffffffff824d66c0 T acpi_gpio_event
-ffffffff824d67a0 T acpi_addtask
-ffffffff824d6830 T acpi_wakeup
-ffffffff824d6850 T acpi_gpio_parse_events
-ffffffff824d6950 T acpi_register_gpio
-ffffffff824d6a60 T acpi_register_gsb
-ffffffff824d6b30 T acpi_attach_common
-ffffffff824d7470 T acpi_loadtables
-ffffffff824d75e0 T acpi_map_pmregs
-ffffffff824d7a00 T acpi_read_pmreg
-ffffffff824d7e70 T acpi_unmap_pmregs
-ffffffff824d7f00 T acpi_maptable
-ffffffff824d80f0 T acpi_init_states
-ffffffff824d8210 T acpi_init_pm
-ffffffff824d82e0 T acpi_init_gpes
-ffffffff824d84f0 T acpi_enable
-ffffffff824d8720 T acpi_submatch
-ffffffff824d8760 T acpi_foundec
-ffffffff824d88a0 T acpi_foundsony
-ffffffff824d8950 T acpi_foundsbs
-ffffffff824d8a90 T acpi_foundhid
-ffffffff824d8de0 T acpi_add_device
-ffffffff824d8f60 T acpi_foundide
-ffffffff824d90c0 T acpi_founddock
-ffffffff824d9170 T acpi_foundvideo
-ffffffff824d9220 T acpi_create_thread
-ffffffff824d9290 T acpi_write_pmreg
-ffffffff824d9610 T acpi_dotask
-ffffffff824d96b0 T is_ata
-ffffffff824d9750 T is_ejectable
-ffffffff824d97a0 T is_ejectable_bay
-ffffffff824d98b0 T acpiide_notify
-ffffffff824d9a10 T acpi_sleep_task
-ffffffff824d9a80 T acpi_record_event
-ffffffff824d9af0 T acpi_reset
-ffffffff824d9bb0 T acpi_gpe_task
-ffffffff824d9c20 T acpi_pbtn_task
-ffffffff824d9d60 T acpi_powerdown_task
-ffffffff824d9db0 T acpi_sbtn_task
-ffffffff824d9e20 T acpi_interrupt
-ffffffff824da450 T acpi_enable_onegpe
-ffffffff824da5a0 T acpi_disable_allgpes
-ffffffff824da6f0 T acpi_enable_rungpes
-ffffffff824da780 T acpi_enable_wakegpes
-ffffffff824da800 T acpi_set_gpehandler
-ffffffff824da8c0 T acpi_find_gpe
-ffffffff824da910 T acpi_gpe
-ffffffff824daaf0 T acpi_foundprw
-ffffffff824dac30 T acpi_sleep_pm
-ffffffff824db040 T acpi_resume_pm
-ffffffff824db460 T acpi_indicator
-ffffffff824db4c0 T acpi_powerdown
-ffffffff824db580 T acpi_map_address
-ffffffff824db600 T acpi_thread
-ffffffff824db820 T acpi_getprop
-ffffffff824db9b0 T acpi_getpropint
-ffffffff824dbb00 T acpi_parsehid
-ffffffff824dbc50 T acpi_attach_deps
-ffffffff824dbd90 T acpi_parse_resources
-ffffffff824dc0a0 T acpi_parse_crs
-ffffffff824dc110 T acpi_apminfo
-ffffffff824dc350 T acpiopen
-ffffffff824dc430 T acpiclose
-ffffffff824dc4e0 T acpiioctl
-ffffffff824dc740 T acpi_filtdetach
-ffffffff824dc790 T acpi_filtread
-ffffffff824dc7d0 T acpikqfilter
-ffffffff824dd000 T acpi_checksum
-ffffffff824de000 T aml_pc
-ffffffff824de030 T _aml_die
-ffffffff824de420 T aml_nodename
-ffffffff824de4c0 T aml_getstack
-ffffffff824de850 T aml_showvalue
-ffffffff824dee70 T aml_hashopcodes
-ffffffff824defb0 T _acpi_os_malloc
-ffffffff824df010 T aml_findopcode
-ffffffff824df080 T aml_mnem
-ffffffff824df330 T aml_getname
-ffffffff824df480 T _acpi_os_free
-ffffffff824df4e0 T acpi_sleep
-ffffffff824df530 T acpi_stall
-ffffffff824df550 T aml_tstbit
-ffffffff824df590 T aml_setbit
-ffffffff824df5e0 T acpi_poll
-ffffffff824df650 T acpi_poll_notify_task
-ffffffff824df6c0 T aml_notify_task
-ffffffff824df740 T aml_register_notify
-ffffffff824df840 T aml_notify
-ffffffff824df890 T aml_notify_dev
-ffffffff824df920 T __aml_search
-ffffffff824dfa90 T aml_allocvalue
-ffffffff824dfb30 T aml_delchildren
-ffffffff824dfc50 T aml_delref
-ffffffff824dfce0 T acpi_glk_enter
-ffffffff824dfd50 T acpi_glk_leave
-ffffffff824dfde0 T aml_lockfield
-ffffffff824dfe60 T aml_unlockfield
-ffffffff824dfef0 T aml_val2int
-ffffffff824e0050 T aml_bufcpy
-ffffffff824e0130 T aml_hextoint
-ffffffff824e01b0 T _aml_setvalue
-ffffffff824e0420 T aml_copyvalue
-ffffffff824e0610 T aml_addref
-ffffffff824e0640 T aml_freevalue
-ffffffff824e0820 T aml_convradix
-ffffffff824e08b0 T aml_lsb
-ffffffff824e0910 T aml_msb
-ffffffff824e0970 T aml_evalexpr
-ffffffff824e0d90 T aml_walknodes
-ffffffff824e0e50 T aml_find_node
-ffffffff824e0f30 T aml_parseopcode
-ffffffff824e0fe0 T aml_parsename
-ffffffff824e11e0 T aml_parselength
-ffffffff824e1270 T aml_parseend
-ffffffff824e1310 T aml_eisaid
-ffffffff824e13d0 T aml_callosi
-ffffffff824e1570 T aml_create_defaultobjects
-ffffffff824e1730 T aml_mapresource
-ffffffff824e1800 T aml_parse_resource
-ffffffff824e1960 T aml_foreachpkg
-ffffffff824e19f0 T aml_fixup_node
-ffffffff824e1c10 T aml_searchname
-ffffffff824e1c30 T aml_postparse
-ffffffff824e1c60 T aml_val_to_string
-ffffffff824e1d40 T aml_findscope
-ffffffff824e1de0 T aml_pushscope
-ffffffff824e1ec0 T aml_popscope
-ffffffff824e1fe0 T aml_matchtest
-ffffffff824e2060 T aml_match
-ffffffff824e22b0 T aml_convert
-ffffffff824e29c0 T aml_compare
-ffffffff824e2aa0 T aml_concat
-ffffffff824e2d90 T aml_ccrlen
-ffffffff824e2de0 T aml_concatres
-ffffffff824e3180 T aml_mid
-ffffffff824e3250 T aml_evalhid
-ffffffff824e33e0 T aml_evalname
-ffffffff824e3430 T aml_opreg_sysmem_handler
-ffffffff824e3480 T aml_opreg_sysio_handler
-ffffffff824e34e0 T aml_opreg_pcicfg_handler
-ffffffff824e3540 T aml_opreg_ec_handler
-ffffffff824e35a0 T aml_register_regionspace
-ffffffff824e3690 T aml_evalnode
-ffffffff824e37f0 T aml_rdpciaddr
-ffffffff824e3960 T aml_evalinteger
-ffffffff824e3a00 T acpi_genio
-ffffffff824e3be0 T aml_rwgen
-ffffffff824e4380 T aml_rwgpio
-ffffffff824e4570 T aml_rwgsb
-ffffffff824e48e0 T aml_rwindexfield
-ffffffff824e4d40 T aml_rwfield
-ffffffff824e51d0 T aml_createfield
-ffffffff824e52b0 T aml_parsefieldlist
-ffffffff824e5670 T aml_parse
-ffffffff824e8810 T acpi_mutex_acquire
-ffffffff824e88b0 T acpi_mutex_release
-ffffffff824e8950 T acpi_event_wait
-ffffffff824e8a50 T acpi_event_signal
-ffffffff824e8aa0 T acpi_event_reset
-ffffffff824e8ad0 T aml_store
-ffffffff824e8fb0 T aml_gettgt
-ffffffff824e9000 T __aml_searchname
-ffffffff824e9140 T aml_disprintf
-ffffffff824e91b0 T aml_disasm
-ffffffff824ea7d0 T aml_parsesimple
-ffffffff824eab40 T aml_eval
-ffffffff824eafa0 T aml_seterror
-ffffffff824eb0e0 T aml_loadtable
-ffffffff824eb2f0 T acpi_parse_aml
-ffffffff824eb400 T aml_load
-ffffffff824eb560 T aml_node_setval
-ffffffff824eb600 T aml_searchrel
-ffffffff824eb670 T acpi_getdevlist
-ffffffff824eba50 T acpi_freedevlist
-ffffffff824ec000 T db_opregion
-ffffffff824ec040 T db_aml_dump
-ffffffff824ec0d0 T db_aml_showvalue
-ffffffff824ec4e0 T db_aml_objtype
-ffffffff824ec6a0 T db_aml_walktree
-ffffffff824ec700 T db_parse_name
-ffffffff824ec850 T db_acpi_showval
-ffffffff824ec8e0 T db_disprint
-ffffffff824ec950 T db_acpi_disasm
-ffffffff824ecaa0 T db_acpi_tree
-ffffffff824ecac0 T db_acpi_trace
-ffffffff824ed000 T acpitimermatch
-ffffffff824ed070 T acpitimerattach
-ffffffff824ed170 T acpitimer_delay
-ffffffff824ed2d0 T acpitimer_read
-ffffffff824ed370 T acpi_get_timecount
-ffffffff824ee000 T acpiac_match
-ffffffff824ee030 T acpiac_attach
-ffffffff824ee180 T acpiac_activate
-ffffffff824ee210 T acpiac_getpsr
-ffffffff824ee280 T acpiac_notify
-ffffffff824ee330 T acpiac_refresh
-ffffffff824ef000 T acpibat_match
-ffffffff824ef060 T acpibat_attach
-ffffffff824ef1f0 T acpibat_activate
-ffffffff824ef280 T acpibat_getbix
-ffffffff824ef5a0 T acpibat_getbst
-ffffffff824ef6a0 T acpibat_monitor
-ffffffff824ef9a0 T acpibat_refresh
-ffffffff824efe80 T acpibat_notify
-ffffffff824f0000 T acpibtn_match
-ffffffff824f0030 T acpibtn_attach
-ffffffff824f02d0 T acpibtn_activate
-ffffffff824f0350 T acpibtn_numopenlids
-ffffffff824f0400 T acpibtn_setpsw
-ffffffff824f04b0 T acpibtn_disable_psw
-ffffffff824f05b0 T acpibtn_enable_psw
-ffffffff824f06b0 T acpibtn_notify
-ffffffff824f1000 T acpicmos_match
-ffffffff824f1030 T acpicmos_attach
-ffffffff824f1080 T acpicmos_opreg_handler
-ffffffff824f2000 T acpicpu_match
-ffffffff824f20c0 T acpicpu_attach
-ffffffff824f2590 T acpicpu_set_pdc
-ffffffff824f2840 T acpicpu_add_cstate
-ffffffff824f2900 T acpicpu_add_cstatepkg
-ffffffff824f2cc0 T acpicpu_add_cdeppkg
-ffffffff824f2d80 T acpicpu_getcst
-ffffffff824f2f50 T acpicpu_getcst_from_fadt
-ffffffff824f3080 T acpicpu_print_one_cst
-ffffffff824f31b0 T acpicpu_print_cst
-ffffffff824f3250 T acpicpu_idle
-ffffffff824f3530 T acpicpu_getpss
-ffffffff824f3780 T acpicpu_getppc
-ffffffff824f3820 T acpicpu_getpct
-ffffffff824f3990 T acpicpu_notify
-ffffffff824f3b00 T acpicpu_setperf
-ffffffff824f3ce0 T acpicpu_set_notify
-ffffffff824f3d20 T acpicpu_setperf_ppc_change
-ffffffff824f3d70 T acpicpu_fetch_pss
-ffffffff824f4000 T acpihpet_match
-ffffffff824f4060 T acpihpet_attach
-ffffffff824f4270 T acpihpet_activate
-ffffffff824f48d0 T acpihpet_r
-ffffffff824f4950 T acpihpet_w
-ffffffff824f49b0 T acpihpet_delay
-ffffffff824f4a80 T acpihpet_gettime
-ffffffff824f5000 T acpiec_match
-ffffffff824f50a0 T acpiec_attach
-ffffffff824f5350 T acpiec_wait
-ffffffff824f5420 T acpiec_status
-ffffffff824f5440 T acpiec_write_data
-ffffffff824f54f0 T acpiec_write_cmd
-ffffffff824f55a0 T acpiec_read_data
-ffffffff824f5650 T acpiec_sci_event
-ffffffff824f57d0 T acpiec_read_1
-ffffffff824f59b0 T acpiec_write_1
-ffffffff824f5ba0 T acpiec_burst_enable
-ffffffff824f5d00 T acpiec_burst_disable
-ffffffff824f5de0 T acpiec_read
-ffffffff824f5e80 T acpiec_write
-ffffffff824f5f20 T acpiec_getcrs
-ffffffff824f60f0 T acpiec_reg
-ffffffff824f61b0 T acpiec_get_events
-ffffffff824f6250 T acpiec_gpehandler
-ffffffff824f6360 T acpiec_parse_resources
-ffffffff824f7000 T acpitz_match
-ffffffff824f7080 T acpitz_attach
-ffffffff824f7600 T acpitz_activate
-ffffffff824f7640 T acpitz_init_perf
-ffffffff824f76a0 T acpitz_setperf
-ffffffff824f7700 T acpitz_init
-ffffffff824f7910 T acpitz_getreading
-ffffffff824f7980 T acpitz_gettempreading
-ffffffff824f7ac0 T acpitz_notify
-ffffffff824f7b30 T acpitz_setfan
-ffffffff824f7e20 T acpitz_refresh
-ffffffff824f9000 T acpimadt_match
-ffffffff824f9060 T acpimadt_attach
-ffffffff824f9810 T acpimadt_validate
-ffffffff824f9940 T acpimadt_cfg_intr
-ffffffff824f99e0 T acpimadt_print
-ffffffff824fa000 T acpimcfg_match
-ffffffff824fa060 T acpimcfg_attach
-ffffffff824fb000 T acpiprt_match
-ffffffff824fb070 T acpiprt_attach
-ffffffff824fb1a0 T acpiprt_getpcibus
-ffffffff824fb1e0 T acpiprt_prt_add
-ffffffff824fb650 T acpiprt_getirq
-ffffffff824fb750 T acpiprt_chooseirq
-ffffffff824fb900 T acpiprt_route_interrupt
-ffffffff824fc000 T acpidmar_match
-ffffffff824fc080 T acpidmar_attach
-ffffffff824fc140 T acpidmar_activate
-ffffffff824fc380 T dmar_bdf
-ffffffff824fc400 T domain_map_check
-ffffffff824fc580 T acpidmar_pci_attach
-ffffffff824fc650 T dmar_ptmap
-ffffffff824fc6d0 T domain_map_pthru
-ffffffff824fc750 T domain_map_page_intel
-ffffffff824fc8d0 T iommu_flush_cache
-ffffffff824fc920 T iommu_alloc_page
-ffffffff824fc9c0 T pte_lvl
-ffffffff824fcae0 T domain_map_page_amd
-ffffffff824fcbb0 T domain_unload_map
-ffffffff824fcdc0 T dom_bdf
-ffffffff824fce90 T domain_load_map
-ffffffff824fd0f0 T iommu_enable_translation
-ffffffff824fd380 T iommu_flush_tlb
-ffffffff824fd510 T iommu_flush_write_buffer
-ffffffff824fd680 T iommu_set_rtaddr
-ffffffff824fd7b0 T iommu_write_8
-ffffffff824fd7e0 T iommu_write_4
-ffffffff824fd810 T iommu_read_4
-ffffffff824fd830 T iommu_alloc_hwdte
-ffffffff824fd980 T iommu_issue_qi
-ffffffff824fd9b0 T iommu_flush_tlb_qi
-ffffffff824fd9e0 T iommu_flush_ctx_qi
-ffffffff824fda10 T ivhd_invalidate_domain
-ffffffff824fda70 T iommu_read_8
-ffffffff824fda90 T iommu_flush_ctx
-ffffffff824fdbb0 T iommu_enable_qi
-ffffffff824fdcd0 T iommu_showcfg
-ffffffff824fdef0 T iommu_init
-ffffffff824fe230 T acpidmar_intr_establish
-ffffffff824fe340 T acpidmar_intr
-ffffffff824fe4e0 T acpidmar_match_devscope
-ffffffff824fe620 T domain_create
-ffffffff824fe860 t dmar_dmamap_create
-ffffffff824fe880 t dmar_dmamap_destroy
-ffffffff824fe890 t dmar_dmamap_load
-ffffffff824fe900 t dmar_dmamap_load_mbuf
-ffffffff824fe960 t dmar_dmamap_load_uio
-ffffffff824fe9c0 t dmar_dmamap_load_raw
-ffffffff824fea30 t dmar_dmamap_unload
-ffffffff824fea60 t dmar_dmamap_sync
-ffffffff824fea80 t dmar_dmamem_alloc
-ffffffff824feaa0 t dmar_dmamem_free
-ffffffff824feac0 t dmar_dmamem_map
-ffffffff824feae0 t dmar_dmamem_unmap
-ffffffff824feb00 t dmar_dmamem_mmap
-ffffffff824feb20 T domain_add_device
-ffffffff824feba0 T domain_remove_device
-ffffffff824fec50 T domain_lookup
-ffffffff824fee10 T _iommu_map
-ffffffff824feed0 T _iommu_domain
-ffffffff824fef30 T domain_map_device
-ffffffff824ff240 T ivhd_flush_devtab
-ffffffff824ff2a0 T acpidmar_pci_hook
-ffffffff824ff460 T acpidmar_parse_devscope
-ffffffff824ff580 T acpidmar_drhd
-ffffffff824ff750 T acpidmar_rmrr
-ffffffff824ffa00 T acpidmar_atsr
-ffffffff824ffba0 T acpidmar_init
-ffffffff82500000 T acpiivhd_intr
-ffffffff825000e0 T ivhd_poll_events
-ffffffff825001a0 T ivhd_intr_map
-ffffffff82500250 T _dumppte
-ffffffff825003c0 T ivhd_showpage
-ffffffff82500500 T ivhd_show_event
-ffffffff82500de0 T ivhd_showdte
-ffffffff82500ed0 T ivhd_showcmd
-ffffffff82500f90 T _ivhd_issue_command
-ffffffff82501070 T ivhd_issue_command
-ffffffff82501350 T ivhd_invalidate_iommu_all
-ffffffff82501440 T ivhd_invalidate_interrupt_table
-ffffffff82501530 T ivhd_showreg
-ffffffff82501670 T ivhd_checkerr
-ffffffff825018c0 T ivhd_iommu_init
-ffffffff82501d90 T acpiivrs_ivhd
-ffffffff82501e00 T acpiivrs_init
-ffffffff82501f30 T acpidmar_msi_hwmask
-ffffffff82501fa0 T acpidmar_msi_hwunmask
-ffffffff82502010 T acpidmar_msi_addroute
-ffffffff825020d0 T acpidmar_msi_delroute
-ffffffff825020f0 T iommu_showfault
-ffffffff825022b0 T iommu_showpte
-ffffffff82503000 T acpidock_match
-ffffffff82503070 T acpidock_attach
-ffffffff82503390 T acpidock_status
-ffffffff82503420 T acpidock_docklock
-ffffffff82503500 T acpidock_dockctl
-ffffffff825035e0 T acpidock_foundejd
-ffffffff82503690 T acpidock_notify
-ffffffff82503b80 T acpidock_eject
-ffffffff82503c70 T acpidock_walkchildren
-ffffffff82504000 T abl_match
-ffffffff82504030 T abl_attach
-ffffffff82504220 T abl_get_brightness
-ffffffff825042a0 T abl_get_param
-ffffffff82504300 T abl_set_param
-ffffffff825043c0 T abl_set_brightness
-ffffffff82505000 T asmc_match
-ffffffff82505050 T asmc_attach
-ffffffff825055c0 T asmc_activate
-ffffffff82505650 T asmc_try
-ffffffff82505a30 T asmc_get_backlight
-ffffffff82505ab0 T asmc_set_backlight
-ffffffff82505b40 T asmc_backlight
-ffffffff82505bd0 T asmc_init
-ffffffff82505dd0 T asmc_update
-ffffffff82505f80 T asmc_detach
-ffffffff82506150 t asmc_temp
-ffffffff825062d0 t asmc_fan
-ffffffff825064a0 t asmc_light
-ffffffff82507000 T acpiasus_match
-ffffffff82507030 T acpiasus_attach
-ffffffff82507150 T acpiasus_activate
-ffffffff825072e0 T acpiasus_init
-ffffffff825073c0 T acpiasus_notify
-ffffffff82508000 T thinkpad_match
-ffffffff825080b0 T thinkpad_attach
-ffffffff825084c0 T thinkpad_activate
-ffffffff82508640 T thinkpad_sensor_attach
-ffffffff825087b0 T thinkpad_get_temp
-ffffffff82508840 T thinkpad_sensor_refresh
-ffffffff825089c0 T thinkpad_get_volume_mute
-ffffffff82508a30 T thinkpad_attach_deferred
-ffffffff82508a50 T thinkpad_enable_events
-ffffffff82508c20 T thinkpad_get_kbd_backlight
-ffffffff82508cb0 T thinkpad_set_kbd_backlight
-ffffffff82508d80 T thinkpad_get_param
-ffffffff82508de0 T thinkpad_set_param
-ffffffff82508ea0 T thinkpad_battery_setchargestart
-ffffffff82508f90 T thinkpad_battery_setchargestop
-ffffffff82509090 T thinkpad_battery_setchargemode
-ffffffff82509450 T thinkpad_hotkey
-ffffffff82509a80 T thinkpad_brightness_up
-ffffffff82509c20 T thinkpad_brightness_down
-ffffffff82509dd0 T thinkpad_toggle_bluetooth
-ffffffff82509ef0 T thinkpad_volume_mute
-ffffffff82509fa0 T thinkpad_volume_down
-ffffffff8250a050 T thinkpad_volume_up
-ffffffff8250a100 T thinkpad_get_thinklight
-ffffffff8250a150 T thinkpad_adaptive_change
-ffffffff8250a270 T thinkpad_get_brightness
-ffffffff8250a2b0 T thinkpad_toggle_wan
-ffffffff8250a3d0 T thinkpad_cmos
-ffffffff8250a480 T thinkpad_set_brightness
-ffffffff8250a570 T thinkpad_set_thinklight
-ffffffff8250a630 T thinkpad_battery_inhibit_charge
-ffffffff8250a700 T thinkpad_battery_force_discharge
-ffffffff8250b000 T toshiba_match
-ffffffff8250b0a0 T toshiba_attach
-ffffffff8250b180 T get_param_brightness
-ffffffff8250b1e0 T acpitoshiba_get_param
-ffffffff8250b240 T set_param_brightness
-ffffffff8250b2d0 T toshiba_update_brightness
-ffffffff8250b3d0 T acpitoshiba_set_param
-ffffffff8250b470 T toshiba_set_brightness
-ffffffff8250b590 T toshiba_enable_events
-ffffffff8250b620 T toshiba_read_events
-ffffffff8250b780 T toshiba_hotkey
-ffffffff8250b9b0 T toshiba_get_brightness
-ffffffff8250bb20 T toshiba_fn_key_brightness_up
-ffffffff8250bc70 T toshiba_fn_key_brightness_down
-ffffffff8250bdc0 T toshiba_fn_key_video_output
-ffffffff8250bf10 T toshiba_get_video_output
-ffffffff8250c080 T toshiba_set_video_output
-ffffffff8250d000 T acpisony_match
-ffffffff8250d070 T acpisony_attach
-ffffffff8250d0e0 T acpisony_activate
-ffffffff8250d120 T acpisony_notify_setup
-ffffffff8250d310 T acpisony_notify
-ffffffff8250d6c0 T acpisony_find_offset
-ffffffff8250d7d0 T acpisony_set_hotkey
-ffffffff8250d9c0 T acpisony_brightness_down
-ffffffff8250dad0 T acpisony_get_brightness
-ffffffff8250db50 T acpisony_set_brightness
-ffffffff8250e000 T acpivideo_match
-ffffffff8250e070 T acpivideo_attach
-ffffffff8250e1d0 T acpivideo_getpcibus
-ffffffff8250e210 T acpivideo_notify
-ffffffff8250e270 T acpivideo_set_policy
-ffffffff8250e340 T acpi_foundvout
-ffffffff8250e410 T acpivideo_print
-ffffffff8250f000 T acpivout_match
-ffffffff8250f070 T acpivout_attach
-ffffffff8250f1c0 T acpivout_notify
-ffffffff8250f270 T acpivout_get_bcl
-ffffffff8250f390 T acpivout_get_brightness
-ffffffff8250f430 T acpivout_get_param
-ffffffff8250f4e0 T acpivout_set_param
-ffffffff8250f650 T acpivout_select_brightness
-ffffffff8250f720 T acpivout_find_brightness
-ffffffff8250f7b0 T acpivout_set_brightness
-ffffffff82510000 T acpipwrres_match
-ffffffff82510070 T acpipwrres_attach
-ffffffff825102b0 T acpipwrres_foundcons
-ffffffff82510440 T acpipwrres_ref_incr
-ffffffff825104d0 T acpipwrres_hascons
-ffffffff82510520 T acpipwrres_ref_decr
-ffffffff825105b0 T acpipwrres_addcons
-ffffffff82511000 T aibs_match
-ffffffff82511030 T aibs_attach
-ffffffff82511140 T aibs_probe
-ffffffff825112a0 T aibs_attach_new
-ffffffff825113c0 T aibs_attach_sif
-ffffffff82511590 T aibs_notify
-ffffffff82511600 T aibs_add_sensor
-ffffffff82511850 T aibs_getpack
-ffffffff825118d0 T aibs_refresh
-ffffffff82511930 T aibs_refresh_r
-ffffffff82511a70 T aibs_getvalue
-ffffffff82511bc0 T aibs_find_cb
-ffffffff82512000 T aplgpio_match
-ffffffff82512060 T aplgpio_attach
-ffffffff82512300 T aplgpio_intr
-ffffffff82512440 T aplgpio_read_pin
-ffffffff82512490 T aplgpio_write_pin
-ffffffff82512500 T aplgpio_intr_establish
-ffffffff82512620 T aplgpio_intr_enable
-ffffffff825126b0 T aplgpio_intr_disable
-ffffffff82513000 T bytgpio_match
-ffffffff82513060 T bytgpio_attach
-ffffffff82513320 T bytgpio_intr
-ffffffff82513450 T bytgpio_read_pin
-ffffffff825134b0 T bytgpio_write_pin
-ffffffff82513530 T bytgpio_intr_establish
-ffffffff825135a0 T bytgpio_intr_enable
-ffffffff82513690 T bytgpio_intr_disable
-ffffffff82514000 T chvgpio_match
-ffffffff82514060 T chvgpio_attach
-ffffffff82514300 T chvgpio_intr
-ffffffff825143d0 T chvgpio_read_pin
-ffffffff82514480 T chvgpio_write_pin
-ffffffff82514540 T chvgpio_intr_establish
-ffffffff82514710 T chvgpio_intr_enable
-ffffffff825147e0 T chvgpio_intr_disable
-ffffffff825148b0 T chvgpio_opreg_handler
-ffffffff82514940 T chvgpio_check_pin
-ffffffff82515000 T glkgpio_match
-ffffffff82515060 T glkgpio_attach
-ffffffff82515300 T glkgpio_intr
-ffffffff82515440 T glkgpio_read_pin
-ffffffff825154a0 T glkgpio_write_pin
-ffffffff82515510 T glkgpio_intr_establish
-ffffffff82515630 T glkgpio_intr_enable
-ffffffff825156c0 T glkgpio_intr_disable
-ffffffff82516000 T pchgpio_match
-ffffffff82516060 T pchgpio_attach
-ffffffff825164b0 T pchgpio_activate
-ffffffff82516560 T pchgpio_intr
-ffffffff82516780 T pchgpio_read_pin
-ffffffff82516870 T pchgpio_write_pin
-ffffffff82516980 T pchgpio_intr_establish
-ffffffff82516bb0 T pchgpio_intr_enable
-ffffffff82516cf0 T pchgpio_intr_disable
-ffffffff82516e30 T pchgpio_save
-ffffffff82516ea0 T pchgpio_restore
-ffffffff82516f10 T pchgpio_find_group
-ffffffff82516f90 T pchgpio_intr_handle
-ffffffff82517070 T pchgpio_save_pin
-ffffffff82517240 T pchgpio_restore_pin
-ffffffff82518000 T tipmic_match
-ffffffff82518050 T tipmic_attach
-ffffffff82518250 T tipmic_write_1
-ffffffff82518310 T tipmic_intr
-ffffffff82518470 T tipmic_get_lpat
-ffffffff825185a0 T tipmic_read_pin
-ffffffff825185d0 T tipmic_write_pin
-ffffffff82518600 T tipmic_thermal_opreg_handler
-ffffffff82518e70 T tipmic_power_opreg_handler
-ffffffff82519110 T tipmic_read_1
-ffffffff825191d0 T tipmic_raw_to_temp
-ffffffff8251a000 T ccpmic_match
-ffffffff8251a050 T ccpmic_attach
-ffffffff8251a130 T ccpmic_get_lpat
-ffffffff8251a250 T ccpmic_read_pin
-ffffffff8251a3d0 T ccpmic_write_pin
-ffffffff8251a530 T ccpmic_thermal_opreg_handler
-ffffffff8251a770 T ccpmic_power_opreg_handler
-ffffffff8251a960 T ccpmic_read_1
-ffffffff8251aa20 T ccpmic_write_1
-ffffffff8251aae0 T ccpmic_raw_to_temp
-ffffffff8251b000 T com_acpi_match
-ffffffff8251b120 T com_acpi_attach
-ffffffff8251b3a0 T com_acpi_is_designware
-ffffffff8251b400 T com_acpi_intr_designware
-ffffffff8251b430 T com_acpi_is_console
-ffffffff8251c000 T sdhc_acpi_match
-ffffffff8251c060 T sdhc_acpi_attach
-ffffffff8251c360 T sdhc_acpi_parse_resources
-ffffffff8251c420 T sdhc_acpi_card_detect_gpio
-ffffffff8251c480 T sdhc_acpi_card_detect_intr
-ffffffff8251c4c0 T sdhc_acpi_power_on
-ffffffff8251c540 T sdhc_acpi_explore
-ffffffff8251c570 T sdhc_acpi_card_detect_nonremovable
-ffffffff8251c5a0 T sdhc_acpi_do_explore
-ffffffff8251d000 T dwiic_acpi_match
-ffffffff8251d050 T dwiic_acpi_attach
-ffffffff8251d410 T dwiic_acpi_parse_crs
-ffffffff8251d540 T dwiic_acpi_power
-ffffffff8251d650 T dwiic_acpi_get_params
-ffffffff8251d790 T dwiic_i2c_intr_establish
-ffffffff8251d810 T dwiic_i2c_intr_disestablish
-ffffffff8251d830 T dwiic_i2c_intr_string
-ffffffff8251d8c0 T dwiic_acpi_acquire_bus
-ffffffff8251d910 T dwiic_acpi_release_bus
-ffffffff8251d940 T dwiic_acpi_bus_scan
-ffffffff8251d980 T dwiic_acpi_found_hid
-ffffffff8251dcb0 T dwiic_matchhids
-ffffffff8251dd40 T dwiic_acpi_found_ihidev
-ffffffff8251dfc0 T dwiic_acpi_found_iatp
-ffffffff8251f000 T acpicbkbd_match
-ffffffff8251f030 T acpicbkbd_attach
-ffffffff8251f0d0 T acpicbkbd_activate
-ffffffff8251f120 T acpicbkbd_get_backlight
-ffffffff8251f1a0 T acpicbkbd_set_backlight
-ffffffff8251f240 T acpicbkbd_write_backlight
-ffffffff82520000 T acpials_match
-ffffffff82520090 T acpials_attach
-ffffffff82520230 T acpials_read
-ffffffff825202b0 T acpials_addtask
-ffffffff825202f0 T acpials_notify
-ffffffff82520380 T acpials_update
-ffffffff82521000 T tpm_match
-ffffffff82521050 T tpm_attach
-ffffffff82521320 T tpm_activate
-ffffffff82521430 T tpm2_start_method
-ffffffff825214b0 T tpm_probe
-ffffffff82521560 T tpm_init_tis
-ffffffff825217d0 T tpm_init_crb
-ffffffff82521b10 T tpm_suspend
-ffffffff82521c00 T tpm_resume
-ffffffff82521c30 T tpm_write_tis
-ffffffff82521fb0 T tpm_read_tis
-ffffffff82522190 T tpm_write_crb
-ffffffff825225a0 T tpm_read_crb
-ffffffff825228a0 T tpm_request_locality_tis
-ffffffff82522990 T tpm_request_locality_crb
-ffffffff82522a90 T tpm_release_locality_crb
-ffffffff82522ae0 T tpm_release_locality_tis
-ffffffff82522b50 T tpm_getburst
-ffffffff82522c00 T tpm_status
-ffffffff82522c20 T tpm_waitfor
-ffffffff82522d00 T tpm_waitfor_status
-ffffffff82523000 T acpihve_match
-ffffffff825230b0 T acpihve_attach
-ffffffff82524000 T acpisbs_match
-ffffffff82524030 T acpisbs_attach
-ffffffff825242a0 T acpisbs_activate
-ffffffff82524380 T acpisbs_read
-ffffffff82524440 T acpisbs_setup_sensors
-ffffffff82524560 T acpisbs_refresh_sensors
-ffffffff825246d0 T acpisbs_notify
-ffffffff82524810 T acpi_smbus_read
-ffffffff82525000 T surface_match
-ffffffff82525060 T surface_attach
-ffffffff825250c0 T surface_hotkey
-ffffffff82526000 T ipmi_acpi_match
-ffffffff82526030 T ipmi_acpi_attach
-ffffffff82526260 T ipmi_acpi_parse_crs
-ffffffff82527000 T amdgpio_match
-ffffffff82527060 T amdgpio_attach
-ffffffff825272a0 T amdgpio_activate
-ffffffff82527390 T amdgpio_intr
-ffffffff82527530 T amdgpio_read_pin
-ffffffff82527580 T amdgpio_write_pin
-ffffffff825275f0 T amdgpio_intr_establish
-ffffffff825276e0 T amdgpio_intr_enable
-ffffffff82527760 T amdgpio_intr_disable
-ffffffff825277e0 T amdgpio_save
-ffffffff82527860 T amdgpio_restore
-ffffffff825278f0 T amdgpio_save_pin
-ffffffff82527960 T amdgpio_restore_pin
-ffffffff825279d0 T amdgpio_pin_intr
-ffffffff82528000 T acpihid_match
-ffffffff82528030 T acpihid_attach
-ffffffff82528210 T acpihid_init_dsm
-ffffffff82528370 T acpihid_eval
-ffffffff82528590 T acpihid_notify
-ffffffff825285f0 T acpihid_button_array_enable
-ffffffff82529000 t iosf_acpi_match
-ffffffff82529050 t iosf_acpi_attach
-ffffffff82529140 t iosf_acpi_mbi_mdr_rd
-ffffffff825291b0 t iosf_acpi_mbi_mdr_wr
-ffffffff8252a000 T acpi_match
-ffffffff8252a060 T acpi_attach
-ffffffff8252a0a0 T acpi_probe
-ffffffff8252a240 T acpi_map
-ffffffff8252a330 T acpi_unmap
-ffffffff8252a380 T acpi_bus_space_map
-ffffffff8252a3a0 T acpi_bus_space_unmap
-ffffffff8252a3c0 T acpi_intr_establish
-ffffffff8252a510 T acpi_intr_disestablish
-ffffffff8252a520 T acpi_scan
-ffffffff8252a6d0 T acpi_acquire_glk
-ffffffff8252a730 T acpi_release_glk
-ffffffff8252a780 T acpi_attach_machdep
-ffffffff8252a910 T acpi_sleep_cpu
-ffffffff8252aab0 T acpi_resume_cpu
-ffffffff8252abb0 T sleep_mp
-ffffffff8252acb0 T resume_mp
-ffffffff8252ada0 T acpi_iommu_device_map
-ffffffff8252b000 T hibernate_resume_machdep
-ffffffff8252b050 T hibernate_drop_to_real_mode
-ffffffff8252b060 T hibernate_activate_resume_pt_machdep
-ffffffff8252b0a0 T hibernate_switch_stack_machdep
-ffffffff8252b0e0 T hibernate_flush
-ffffffff8252b110 T acpi_savecpu
-ffffffff8252c000 T sleep_showstate
-ffffffff8252c100 T sleep_setstate
-ffffffff8252c160 T gosleep
-ffffffff8252c220 T sleep_abort
-ffffffff8252c250 T sleep_resume
-ffffffff8252c2c0 T suspend_finish
-ffffffff8252d000 T acpipci_match
-ffffffff8252d030 T acpipci_attach
-ffffffff8252d2f0 T acpipci_osc
-ffffffff8252d430 T acpipci_parse_resources
-ffffffff8252d540 T acpipci_attach_bus
-ffffffff8252d710 T acpipci_print
-ffffffff8252d780 T acpipci_attach_busses
-ffffffff8252e000 T efiopen
-ffffffff8252e040 T eficlose
-ffffffff8252e070 T efiioctl
-ffffffff8252e110 T efiioc_get_table
-ffffffff8252e270 T efiioc_var_get
-ffffffff8252e4f0 T efiioc_var_next
-ffffffff8252e710 T efiioc_var_set
-ffffffff8252e9c0 T efi_adapt_error
-ffffffff8252f000 T efi_match
-ffffffff8252f060 T efi_attach
-ffffffff8252f2f0 T efi_map_runtime
-ffffffff8252f470 T efi_enter
-ffffffff8252f500 T efi_leave
-ffffffff8252f560 T efi_fault
-ffffffff82530000 T vmm_probe
-ffffffff82530050 T vmm_attach
-ffffffff82530170 T vmm_activate
-ffffffff825302b0 T vmmopen
-ffffffff82530300 T vmmclose
-ffffffff82530330 T vm_find
-ffffffff82530450 T vmmioctl
-ffffffff825306d0 T vm_create
-ffffffff82530a80 T vm_get_info
-ffffffff82530cd0 T vm_terminate
-ffffffff82530e40 T vm_resetcpu
-ffffffff82530f60 T vm_share_mem
-ffffffff825310b0 T pledge_ioctl_vmm
-ffffffff825311a0 T vm_find_vcpu
-ffffffff82531200 T vm_create_check_mem_ranges
-ffffffff82531360 T vm_teardown
-ffffffff82531490 T vcpu_must_stop
-ffffffff82532000 T vmm_enabled
-ffffffff82532090 T vmm_attach_machdep
-ffffffff82532250 T vmm_quiesce_vmx
-ffffffff82532420 T vmm_activate_machdep
-ffffffff82532550 T vmm_stop
-ffffffff825326a0 T vmm_start
-ffffffff82532790 T vmmioctl_machdep
-ffffffff82532860 T vm_intr_pending
-ffffffff82532900 T vm_mprotect_ept
-ffffffff82532ba0 T pledge_ioctl_vmm_machdep
-ffffffff82532bf0 T vm_rwvmparams
-ffffffff82532d80 T vmm_init_pvclock
-ffffffff82532e60 T vm_rwregs
-ffffffff82532f70 T vcpu_readregs_vmx
-ffffffff825333a0 T vcpu_writeregs_vmx
-ffffffff82533810 T vcpu_readregs_svm
-ffffffff82533cc0 T vcpu_writeregs_svm
-ffffffff82534190 T vmm_get_guest_memtype
-ffffffff82534210 T vmx_mprotect_ept
-ffffffff82534490 T vmx_pmap_find_pte_ept
-ffffffff82534560 T start_vmm_on_cpu
-ffffffff82534640 T stop_vmm_on_cpu
-ffffffff825346e0 T vmclear_on_cpu
-ffffffff82534760 T vm_impl_init_vmx
-ffffffff82534880 T vm_impl_init_svm
-ffffffff825349a0 T vm_impl_init
-ffffffff82534a40 T vm_impl_deinit
-ffffffff82534a70 T vcpu_reload_vmcs_vmx
-ffffffff82534bb0 T vcpu_reset_regs_svm
-ffffffff82534f40 T svm_setmsrbrw
-ffffffff825350b0 T svm_setmsrbr
-ffffffff82535180 T vmm_alloc_vpid
-ffffffff82535290 T svm_setmsrbw
-ffffffff82535370 T vmx_setmsrbr
-ffffffff82535420 T vmx_setmsrbw
-ffffffff825354d0 T vmx_setmsrbrw
-ffffffff825355e0 T svm_set_clean
-ffffffff82535630 T svm_set_dirty
-ffffffff82535680 T vcpu_reset_regs_vmx
-ffffffff82536230 T vcpu_vmx_check_cap
-ffffffff82536330 T vcpu_vmx_compute_ctrl
-ffffffff82536510 T vcpu_init_vmx
-ffffffff825368b0 T vcpu_deinit_vmx
-ffffffff82536a30 T vcpu_reset_regs
-ffffffff82536a70 T vcpu_init_svm
-ffffffff82536c00 T vcpu_deinit_svm
-ffffffff82536d40 T vcpu_init
-ffffffff82536e00 T vmm_free_vpid
-ffffffff82536e70 T vcpu_deinit
-ffffffff82536eb0 T vm_run
-ffffffff82537060 T vcpu_run_vmx
-ffffffff825377e0 T vcpu_run_svm
-ffffffff82537d90 T vmm_fpurestore
-ffffffff82537e60 T vmm_fpusave
-ffffffff82537ee0 T vmm_translate_gva
-ffffffff82538200 T vmm_update_pvclock
-ffffffff82538300 T vmx_get_exit_info
-ffffffff82538360 T vmx_handle_exit
-ffffffff825387a0 T vmx_instruction_error_decode
-ffffffff82538970 T vmm_get_guest_cpu_cpl
-ffffffff82538a60 T vmx_handle_intr
-ffffffff82538af0 T svm_handle_hlt
-ffffffff82538b40 T vmx_handle_hlt
-ffffffff82538bf0 T svm_handle_exit
-ffffffff82538f10 T svm_handle_np_fault
-ffffffff825390a0 T vmm_handle_cpuid
-ffffffff82539730 T svm_handle_msr
-ffffffff825399f0 T svm_handle_xsetbv
-ffffffff82539a90 T svm_handle_inout
-ffffffff82539b90 T vmm_inject_ud
-ffffffff82539bc0 T vmm_inject_db
-ffffffff82539bf0 T vmx_handle_np_fault
-ffffffff82539d60 T vmx_handle_inout
-ffffffff82539ef0 T vmx_handle_cr
-ffffffff8253a160 T vmx_handle_rdmsr
-ffffffff8253a230 T vmx_handle_wrmsr
-ffffffff8253a490 T vmx_handle_xsetbv
-ffffffff8253a560 T vmm_inject_gp
-ffffffff8253a590 T vmx_get_exit_qualification
-ffffffff8253a5f0 T vmx_get_guest_faulttype
-ffffffff8253a690 T svm_get_guest_faulttype
-ffffffff8253a6c0 T svm_fault_page
-ffffffff8253a750 T vmx_fault_page
-ffffffff8253a8b0 T vmm_get_guest_cpu_mode
-ffffffff8253a9b0 T vmx_load_pdptes
-ffffffff8253ac30 T vmx_handle_cr0_write
-ffffffff8253ae40 T vmx_handle_cr4_write
-ffffffff8253aee0 T vmm_handle_xsetbv
-ffffffff8253af70 T vmx_handle_misc_enable_msr
-ffffffff8253afd0 T vmm_pat_is_valid
-ffffffff8253b0b0 T vmm_gpa_is_valid
-ffffffff8253b120 T vmx_exit_reason_decode
-ffffffff8253b160 T svm_exit_reason_decode
-ffffffff8253bf70 T vcpu_state_decode
-ffffffff8253c000 T vmm_dispatch_intr
-ffffffff8253c020 T vmxon
-ffffffff8253c050 T vmxoff
-ffffffff8253c080 T vmclear
-ffffffff8253c0b0 T vmptrld
-ffffffff8253c0e0 T vmptrst
-ffffffff8253c110 T vmwrite
-ffffffff8253c140 T vmread
-ffffffff8253c170 T invvpid
-ffffffff8253c1a0 T invept
-ffffffff8253c1d0 T vmx_enter_guest
-ffffffff8253c1fb t skip_init
-ffffffff8253c2c8 t no_l1df_msr
-ffffffff8253c2cb t l1df_tlb_loop
-ffffffff8253c2e4 t l1df_tlb_done
-ffffffff8253c2ec t l1df_load_cache
-ffffffff8253c303 t done_flush
-ffffffff8253c396 t do_resume
-ffffffff8253c41b t fail_launch_or_resume
-ffffffff8253c45d t fail_launch_unknown
-ffffffff8253c46a t fail_launch_invalid_vmcs
-ffffffff8253c477 t fail_launch_valid_vmcs
-ffffffff8253c494 t vmx_exit_handler_asm
-ffffffff8253c559 t restore_host
-ffffffff8253c5f0 T svm_enter_guest
-ffffffff8253c780 t restore_host_svm
-ffffffff8253d000 T sdmmc_match
-ffffffff8253d050 T sdmmc_attach
-ffffffff8253d390 T sdmmc_detach
-ffffffff8253d440 T sdmmc_activate
-ffffffff8253d510 T sdmmc_discover_task
-ffffffff8253d5d0 T sdmmc_create_thread
-ffffffff8253d640 T sdmmc_holds_root_device
-ffffffff8253d6a0 T sdmmc_task_thread
-ffffffff8253d890 T sdmmc_needs_discover
-ffffffff8253d940 T sdmmc_del_task
-ffffffff8253d9f0 T sdmmc_card_detach
-ffffffff8253dad0 T sdmmc_add_task
-ffffffff8253db50 T sdmmc_card_attach
-ffffffff8253dc60 T sdmmc_enable
-ffffffff8253ddb0 T sdmmc_scan
-ffffffff8253de40 T sdmmc_init
-ffffffff8253df40 T sdmmc_disable
-ffffffff8253e0a0 T sdmmc_function_free
-ffffffff8253e0c0 T sdmmc_delay
-ffffffff8253e110 T sdmmc_select_card
-ffffffff8253e290 T sdmmc_set_bus_power
-ffffffff8253e450 T sdmmc_function_alloc
-ffffffff8253e4e0 T sdmmc_app_command
-ffffffff8253e670 T sdmmc_mmc_command
-ffffffff8253e6f0 T sdmmc_go_idle_state
-ffffffff8253e810 T sdmmc_send_if_cond
-ffffffff8253e960 T sdmmc_set_relative_addr
-ffffffff8253f000 T sdmmc_cisptr
-ffffffff8253f0a0 T sdmmc_read_cis
-ffffffff8253f3b0 T sdmmc_print_cis
-ffffffff8253f520 T sdmmc_check_cis_quirks
-ffffffff82540000 T sdmmc_io_enable
-ffffffff825402a0 T sdmmc_io_reset
-ffffffff825403d0 T sdmmc_io_send_op_cond
-ffffffff82540540 T sdmmc_io_scan
-ffffffff82540690 T sdmmc_io_init
-ffffffff825407c0 T sdmmc_io_set_highspeed
-ffffffff82540a70 T sdmmc_io_set_bus_width
-ffffffff82540d00 T sdmmc_io_function_ready
-ffffffff82540e80 T sdmmc_io_read_1
-ffffffff82540fd0 T sdmmc_io_function_enable
-ffffffff825413a0 T sdmmc_io_write_1
-ffffffff82541520 T sdmmc_io_function_disable
-ffffffff825417a0 T sdmmc_io_attach
-ffffffff82541890 T sdmmc_print
-ffffffff82541ae0 T sdmmc_submatch
-ffffffff82541b60 T sdmmc_io_detach
-ffffffff82541c10 T sdmmc_io_rw_direct
-ffffffff82541db0 T sdmmc_io_rw_extended_subr
-ffffffff82541f50 T sdmmc_io_rw_extended
-ffffffff82542340 T sdmmc_io_read_2
-ffffffff825424a0 T sdmmc_io_write_2
-ffffffff82542600 T sdmmc_io_read_4
-ffffffff82542760 T sdmmc_io_write_4
-ffffffff825428c0 T sdmmc_io_read_multi_1
-ffffffff825429b0 T sdmmc_io_write_multi_1
-ffffffff82542aa0 T sdmmc_io_read_region_1
-ffffffff82542b90 T sdmmc_io_write_region_1
-ffffffff82542c80 T sdmmc_io_xchg
-ffffffff82542e10 T sdmmc_intr_enable
-ffffffff82543080 T sdmmc_intr_disable
-ffffffff825432f0 T sdmmc_intr_establish
-ffffffff825433f0 T sdmmc_intr_disestablish
-ffffffff825434e0 T sdmmc_card_intr
-ffffffff82543530 T sdmmc_intr_task
-ffffffff825435c0 T sdmmc_io_set_blocklen
-ffffffff82544000 T sdmmc_mem_enable
-ffffffff825444e0 T sdmmc_mem_send_op_cond
-ffffffff82544690 T sdmmc_mem_signal_voltage
-ffffffff82544750 T sdmmc_mem_scan
-ffffffff82544a60 T sdmmc_decode_csd
-ffffffff82544e70 T sdmmc_decode_cid
-ffffffff825452b0 T sdmmc_mem_send_scr
-ffffffff825453f0 T sdmmc_mem_decode_scr
-ffffffff82545470 T sdmmc_mem_send_cxd_data
-ffffffff825455e0 T sdmmc_mem_set_bus_width
-ffffffff82545700 T sdmmc_mem_sd_switch
-ffffffff825459b0 T sdmmc_be512_to_bitfield512
-ffffffff82545a60 T sdmmc_mem_mmc_switch
-ffffffff82545b50 T sdmmc_mem_init
-ffffffff82545ca0 T sdmmc_mem_set_blocklen
-ffffffff82545da0 T sdmmc_mem_sd_init
-ffffffff82546350 T sdmmc_mem_mmc_init
-ffffffff82546c70 T sdmmc_mem_select_transfer_mode
-ffffffff82546cf0 T sdmmc_mem_execute_tuning
-ffffffff82546d80 T sdmmc_mem_read_block_subr
-ffffffff825470e0 T sdmmc_mem_single_read_block
-ffffffff825471b0 T sdmmc_mem_read_block
-ffffffff82547370 T sdmmc_mem_write_block_subr
-ffffffff825476c0 T sdmmc_mem_single_write_block
-ffffffff82547790 T sdmmc_mem_write_block
-ffffffff82547950 T sdmmc_mem_hibernate_write
-ffffffff82548000 T sdmmc_scsi_cmd
-ffffffff825481f0 T sdmmc_minphys
-ffffffff82548270 T sdmmc_scsi_attach
-ffffffff82548460 T sdmmc_alloc_ccbs
-ffffffff825485a0 T sdmmc_free_ccbs
-ffffffff82548600 T sdmmc_scsi_detach
-ffffffff82548760 T sdmmc_stimeout
-ffffffff825487e0 T sdmmc_ccb_alloc
-ffffffff82548890 T sdmmc_ccb_free
-ffffffff82548970 T sdmmc_inquiry
-ffffffff82548be0 T sdmmc_start_xs
-ffffffff82548cd0 T sdmmc_complete_xs
-ffffffff82548da0 T sdmmc_done_xs
-ffffffff82548df0 T sdmmc_scsi_hibernate_io
-ffffffff82549000 T bwfm_sdio_preinit
-ffffffff825494f0 T bwfm_sdio_txcheck
-ffffffff82549530 T bwfm_sdio_txdata
-ffffffff825495a0 T bwfm_sdio_txctl
-ffffffff825496f0 T bwfm_sdio_buscore_read
-ffffffff82549700 T bwfm_sdio_buscore_write
-ffffffff82549720 T bwfm_sdio_buscore_prepare
-ffffffff82549860 T bwfm_sdio_buscore_activate
-ffffffff825498e0 T bwfm_sdio_match
-ffffffff825499b0 T bwfm_sdio_attach
-ffffffff82549c70 T bwfm_sdio_detach
-ffffffff82549cd0 T bwfm_sdio_task
-ffffffff82549e30 T bwfm_sdio_write_1
-ffffffff82549e60 T bwfm_sdio_read_1
-ffffffff82549e90 T bwfm_sdio_write_4
-ffffffff82549f40 T bwfm_sdio_read_4
-ffffffff82549ff0 T bwfm_sdio_load_microcode
-ffffffff8254a250 T bwfm_sdio_clkctl
-ffffffff8254a380 T bwfm_sdio_dev_write
-ffffffff8254a3d0 T bwfm_sdio_intr
-ffffffff8254a410 T bwfm_sdio_ram_read_write
-ffffffff8254a640 T bwfm_sdio_htclk
-ffffffff8254a8a0 T bwfm_sdio_readshared
-ffffffff8254a970 T bwfm_sdio_dev_read
-ffffffff8254a9b0 T bwfm_sdio_rx_frames
-ffffffff8254ad40 T bwfm_sdio_tx_frames
-ffffffff8254ae20 T bwfm_sdio_backplane
-ffffffff8254aed0 T bwfm_sdio_buf_read
-ffffffff8254afb0 T bwfm_sdio_buf_write
-ffffffff8254b060 T bwfm_sdio_frame_read_write
-ffffffff8254b1e0 T bwfm_sdio_newbuf
-ffffffff8254b260 T bwfm_sdio_tx_ok
-ffffffff8254b2b0 T bwfm_sdio_tx_ctrlframe
-ffffffff8254b3b0 T bwfm_sdio_tx_dataframe
-ffffffff8254b500 T bwfm_sdio_rx_glom
-ffffffff8254c000 T onewire_match
-ffffffff8254c050 T onewire_attach
-ffffffff8254c0f0 T onewire_detach
-ffffffff8254c160 T onewire_activate
-ffffffff8254c180 T onewire_scan
-ffffffff8254c390 T onewire_createthread
-ffffffff8254c400 T onewire_print
-ffffffff8254c4d0 T onewirebus_print
-ffffffff8254c520 T onewire_lock
-ffffffff8254c540 T onewire_unlock
-ffffffff8254c560 T onewire_reset
-ffffffff8254c580 T onewire_bit
-ffffffff8254c5a0 T onewire_read_byte
-ffffffff8254c6e0 T onewire_write_byte
-ffffffff8254c7c0 T onewire_read_block
-ffffffff8254c860 T onewire_write_block
-ffffffff8254c900 T onewire_triplet
-ffffffff8254c9e0 T onewire_matchrom
-ffffffff8254cb30 T onewire_search
-ffffffff8254cec0 T onewire_thread
-ffffffff8254d000 T onewire_crc
-ffffffff8254d0e0 T onewire_crc16
-ffffffff8254d1c0 T onewire_famname
-ffffffff8254d200 T onewire_matchbyfam
-ffffffff8254e000 T owid_match
-ffffffff8254e030 T owid_attach
-ffffffff8254e100 T owid_detach
-ffffffff8254e140 T owid_activate
-ffffffff8254f000 T owsbm_match
-ffffffff8254f030 T owsbm_attach
-ffffffff8254f1d0 T owsbm_detach
-ffffffff8254f240 T owsbm_activate
-ffffffff8254f270 T owsbm_update
-ffffffff82550000 T owtemp_match
-ffffffff82550030 T owtemp_attach
-ffffffff82550130 T owtemp_detach
-ffffffff825501a0 T owtemp_activate
-ffffffff825501d0 T owtemp_update
-ffffffff82551000 T owctr_match
-ffffffff82551030 T owctr_attach
-ffffffff82551180 T owctr_detach
-ffffffff825511f0 T owctr_activate
-ffffffff82551220 T owctr_update
-ffffffff82551250 T owctr_update_counter
-ffffffff82552000 A __text_page_start
-ffffffff82552000 T Xsyscall_meltdown
-ffffffff8255200c T Xsyscall
-ffffffff8255226e t Xsyscall_trampback
-ffffffff82552280 T intr_user_exit
-ffffffff825522c2 t intr_user_exit_post_ast
-ffffffff825523ee t Xiretq_trampback
-ffffffff825523fa T doreti_iret
-ffffffff82553000 T alltraps
-ffffffff82553138 T recall_trap
-ffffffff82553150 T alltraps_kern
-ffffffff82553153 T alltraps_kern_meltdown
-ffffffff82554000 ? Xsyscall32
-ffffffff82554000 A __kutext_start
-ffffffff82554000 A __text_page_end
-ffffffff82555000 ? Xtrap00
-ffffffff82555010 ? Xtrap01
-ffffffff82555020 ? Xtrap02
-ffffffff82555028 c calltrap_specstk
-ffffffff825550f0 ? calltrap_specstk_tramp
-ffffffff82555110 ? Xtrap03
-ffffffff82555120 ? Xtrap04
-ffffffff82555130 ? Xtrap05
-ffffffff82555140 ? Xtrap06
-ffffffff82555150 ? Xtrap07
-ffffffff82555160 ? Xtrap08
-ffffffff82555170 ? Xtrap09
-ffffffff82555180 ? Xtrap0a
-ffffffff82555190 ? Xtrap0b
-ffffffff825551a0 ? Xtrap0c
-ffffffff825551b0 ? Xtrap0d
-ffffffff82555240 ? Xtrap0e
-ffffffff82555250 ? Xintrspurious
-ffffffff82555250 ? Xtrap0f
-ffffffff82555260 ? Xtrap10
-ffffffff82555270 ? Xtrap11
-ffffffff82555280 ? Xtrap12
-ffffffff82555290 ? Xtrap13
-ffffffff825552a0 ? Xtrap14
-ffffffff825552b0 ? Xtrap15
-ffffffff825552c0 ? Xtrap16
-ffffffff825552c0 ? Xtrap17
-ffffffff825552c0 ? Xtrap18
-ffffffff825552c0 ? Xtrap19
-ffffffff825552c0 ? Xtrap1a
-ffffffff825552c0 ? Xtrap1b
-ffffffff825552c0 ? Xtrap1c
-ffffffff825552c0 ? Xtrap1d
-ffffffff825552c0 ? Xtrap1e
-ffffffff825552c0 ? Xtrap1f
-ffffffff825552d0 ? x2apic_eoi
-ffffffff825552f0 ? Xintr_lapic_ipi
-ffffffff82555330 ? Xipi_invltlb
-ffffffff82555360 ? Xipi_invlpg
-ffffffff82555390 ? Xipi_invlrange
-ffffffff825553d0 ? Xipi_invltlb_pcid
-ffffffff82555410 ? Xipi_invlpg_pcid
-ffffffff82555460 ? Xipi_invlrange_pcid
-ffffffff825554d0 ? Xintr_lapic_ltimer
-ffffffff82555510 ? Xintr_xen_upcall
-ffffffff82555550 ? Xintr_hyperv_upcall
-ffffffff82555590 ? Xintr_legacy0
-ffffffff825555d0 ? Xintr_legacy1
-ffffffff82555610 ? Xintr_legacy2
-ffffffff82555650 ? Xintr_legacy3
-ffffffff82555690 ? Xintr_legacy4
-ffffffff825556d0 ? Xintr_legacy5
-ffffffff82555710 ? Xintr_legacy6
-ffffffff82555750 ? Xintr_legacy7
-ffffffff82555790 ? Xintr_legacy8
-ffffffff825557d0 ? Xintr_legacy9
-ffffffff82555810 ? Xintr_legacy10
-ffffffff82555850 ? Xintr_legacy11
-ffffffff82555890 ? Xintr_legacy12
-ffffffff825558d0 ? Xintr_legacy13
-ffffffff82555910 ? Xintr_legacy14
-ffffffff82555950 ? Xintr_legacy15
-ffffffff82555990 ? Xintr_ioapic_edge0
-ffffffff825559d0 ? Xintr_ioapic_edge1
-ffffffff82555a10 ? Xintr_ioapic_edge2
-ffffffff82555a50 ? Xintr_ioapic_edge3
-ffffffff82555a90 ? Xintr_ioapic_edge4
-ffffffff82555ad0 ? Xintr_ioapic_edge5
-ffffffff82555b10 ? Xintr_ioapic_edge6
-ffffffff82555b50 ? Xintr_ioapic_edge7
-ffffffff82555b90 ? Xintr_ioapic_edge8
-ffffffff82555bd0 ? Xintr_ioapic_edge9
-ffffffff82555c10 ? Xintr_ioapic_edge10
-ffffffff82555c50 ? Xintr_ioapic_edge11
-ffffffff82555c90 ? Xintr_ioapic_edge12
-ffffffff82555cd0 ? Xintr_ioapic_edge13
-ffffffff82555d10 ? Xintr_ioapic_edge14
-ffffffff82555d50 ? Xintr_ioapic_edge15
-ffffffff82555d90 ? Xintr_ioapic_edge16
-ffffffff82555dd0 ? Xintr_ioapic_edge17
-ffffffff82555e10 ? Xintr_ioapic_edge18
-ffffffff82555e50 ? Xintr_ioapic_edge19
-ffffffff82555e90 ? Xintr_ioapic_edge20
-ffffffff82555ed0 ? Xintr_ioapic_edge21
-ffffffff82555f10 ? Xintr_ioapic_edge22
-ffffffff82555f50 ? Xintr_ioapic_edge23
-ffffffff82555f90 ? Xintr_ioapic_edge24
-ffffffff82555fd0 ? Xintr_ioapic_edge25
-ffffffff82556010 ? Xintr_ioapic_edge26
-ffffffff82556050 ? Xintr_ioapic_edge27
-ffffffff82556090 ? Xintr_ioapic_edge28
-ffffffff825560d0 ? Xintr_ioapic_edge29
-ffffffff82556110 ? Xintr_ioapic_edge30
-ffffffff82556150 ? Xintr_ioapic_edge31
-ffffffff82556190 ? Xintr_ioapic_edge32
-ffffffff825561d0 ? Xintr_ioapic_edge33
-ffffffff82556210 ? Xintr_ioapic_edge34
-ffffffff82556250 ? Xintr_ioapic_edge35
-ffffffff82556290 ? Xintr_ioapic_edge36
-ffffffff825562d0 ? Xintr_ioapic_edge37
-ffffffff82556310 ? Xintr_ioapic_edge38
-ffffffff82556350 ? Xintr_ioapic_edge39
-ffffffff82556390 ? Xintr_ioapic_edge40
-ffffffff825563d0 ? Xintr_ioapic_edge41
-ffffffff82556410 ? Xintr_ioapic_edge42
-ffffffff82556450 ? Xintr_ioapic_edge43
-ffffffff82556490 ? Xintr_ioapic_edge44
-ffffffff825564d0 ? Xintr_ioapic_edge45
-ffffffff82556510 ? Xintr_ioapic_edge46
-ffffffff82556550 ? Xintr_ioapic_edge47
-ffffffff82556590 ? Xintr_ioapic_edge48
-ffffffff825565d0 ? Xintr_ioapic_edge49
-ffffffff82556610 ? Xintr_ioapic_edge50
-ffffffff82556650 ? Xintr_ioapic_edge51
-ffffffff82556690 ? Xintr_ioapic_edge52
-ffffffff825566d0 ? Xintr_ioapic_edge53
-ffffffff82556710 ? Xintr_ioapic_edge54
-ffffffff82556750 ? Xintr_ioapic_edge55
-ffffffff82556790 ? Xintr_ioapic_edge56
-ffffffff825567d0 ? Xintr_ioapic_edge57
-ffffffff82556810 ? Xintr_ioapic_edge58
-ffffffff82556850 ? Xintr_ioapic_edge59
-ffffffff82556890 ? Xintr_ioapic_edge60
-ffffffff825568d0 ? Xintr_ioapic_edge61
-ffffffff82556910 ? Xintr_ioapic_edge62
-ffffffff82556950 ? Xintr_ioapic_edge63
-ffffffff82556990 ? Xintr_ioapic_level0
-ffffffff825569d0 ? Xintr_ioapic_level1
-ffffffff82556a10 ? Xintr_ioapic_level2
-ffffffff82556a50 ? Xintr_ioapic_level3
-ffffffff82556a90 ? Xintr_ioapic_level4
-ffffffff82556ad0 ? Xintr_ioapic_level5
-ffffffff82556b10 ? Xintr_ioapic_level6
-ffffffff82556b50 ? Xintr_ioapic_level7
-ffffffff82556b90 ? Xintr_ioapic_level8
-ffffffff82556bd0 ? Xintr_ioapic_level9
-ffffffff82556c10 ? Xintr_ioapic_level10
-ffffffff82556c50 ? Xintr_ioapic_level11
-ffffffff82556c90 ? Xintr_ioapic_level12
-ffffffff82556cd0 ? Xintr_ioapic_level13
-ffffffff82556d10 ? Xintr_ioapic_level14
-ffffffff82556d50 ? Xintr_ioapic_level15
-ffffffff82556d90 ? Xintr_ioapic_level16
-ffffffff82556dd0 ? Xintr_ioapic_level17
-ffffffff82556e10 ? Xintr_ioapic_level18
-ffffffff82556e50 ? Xintr_ioapic_level19
-ffffffff82556e90 ? Xintr_ioapic_level20
-ffffffff82556ed0 ? Xintr_ioapic_level21
-ffffffff82556f10 ? Xintr_ioapic_level22
-ffffffff82556f50 ? Xintr_ioapic_level23
-ffffffff82556f90 ? Xintr_ioapic_level24
-ffffffff82556fd0 ? Xintr_ioapic_level25
-ffffffff82557010 ? Xintr_ioapic_level26
-ffffffff82557050 ? Xintr_ioapic_level27
-ffffffff82557090 ? Xintr_ioapic_level28
-ffffffff825570d0 ? Xintr_ioapic_level29
-ffffffff82557110 ? Xintr_ioapic_level30
-ffffffff82557150 ? Xintr_ioapic_level31
-ffffffff82557190 ? Xintr_ioapic_level32
-ffffffff825571d0 ? Xintr_ioapic_level33
-ffffffff82557210 ? Xintr_ioapic_level34
-ffffffff82557250 ? Xintr_ioapic_level35
-ffffffff82557290 ? Xintr_ioapic_level36
-ffffffff825572d0 ? Xintr_ioapic_level37
-ffffffff82557310 ? Xintr_ioapic_level38
-ffffffff82557350 ? Xintr_ioapic_level39
-ffffffff82557390 ? Xintr_ioapic_level40
-ffffffff825573d0 ? Xintr_ioapic_level41
-ffffffff82557410 ? Xintr_ioapic_level42
-ffffffff82557450 ? Xintr_ioapic_level43
-ffffffff82557490 ? Xintr_ioapic_level44
-ffffffff825574d0 ? Xintr_ioapic_level45
-ffffffff82557510 ? Xintr_ioapic_level46
-ffffffff82557550 ? Xintr_ioapic_level47
-ffffffff82557590 ? Xintr_ioapic_level48
-ffffffff825575d0 ? Xintr_ioapic_level49
-ffffffff82557610 ? Xintr_ioapic_level50
-ffffffff82557650 ? Xintr_ioapic_level51
-ffffffff82557690 ? Xintr_ioapic_level52
-ffffffff825576d0 ? Xintr_ioapic_level53
-ffffffff82557710 ? Xintr_ioapic_level54
-ffffffff82557750 ? Xintr_ioapic_level55
-ffffffff82557790 ? Xintr_ioapic_level56
-ffffffff825577d0 ? Xintr_ioapic_level57
-ffffffff82557810 ? Xintr_ioapic_level58
-ffffffff82557850 ? Xintr_ioapic_level59
-ffffffff82557890 ? Xintr_ioapic_level60
-ffffffff825578d0 ? Xintr_ioapic_level61
-ffffffff82557910 ? Xintr_ioapic_level62
-ffffffff82557950 ? Xintr_ioapic_level63
-ffffffff82558000 ? codepatch_fill_nop
-ffffffff82558000 A __cptext_start
-ffffffff82558000 A __kutext_end
-ffffffff825580b0 ? codepatch_maprw
-ffffffff82558190 ? codepatch_unmaprw
-ffffffff82558200 ? codepatch_nop
-ffffffff82558360 ? codepatch_replace
-ffffffff82558510 ? codepatch_call
-ffffffff82558530 ? codepatch_jmp
-ffffffff82559000 A __cptext_end
-ffffffff82559000 A __rodata_start
-ffffffff82559000 C _etext
-ffffffff82559000 C etext
-ffffffff8255a000 r seeprom_read
-ffffffff8255a004 r icl_mg_pll_find_divisors.div1_vals
-ffffffff8255a028 r gen9bc_tgp_ddc_pin_map
-ffffffff8255a038 r athn_ac2qid
-ffffffff8255a038 r athn_ac2qid
-ffffffff8255a038 r athn_ac2qid
-ffffffff8255a044 r rtwn_get_rssi.cckoff
-ffffffff8255a06c r rsu_ac2qid
-ffffffff8255a07c r pckbc_portcmd
-ffffffff8255a080 r tht_fifo_write_pad.pad
-ffffffff8255a088 r rsu_get_rssi.cckoff
-ffffffff8255a09c r adlp_n_revids
-ffffffff8255a0ec r apple_iso_trans
-ffffffff8255a0f0 r dg2_g12_revid_step_tbl
-ffffffff8255a0f8 r wihap_check_tx.txratetable
-ffffffff8255a0fc r dmamode
-ffffffff8255a124 r gen9_edram_size_mb.sets
-ffffffff8255b000 r isomappings
-ffffffff8255b080 r unimappings
-ffffffff8255b230 r replacements
-ffffffff8255eb5f r cmd0646_9_tim_udma
-ffffffff825b27d7 r pp_r600_decoded_lanes
-ffffffff825cdbbf r cmd680_setup_channel.udma_tbl
-ffffffff825d5884 r apollo_udma33_tim
-ffffffff825db96c r substchar
-ffffffff825dda85 r apollo_udma100_tim
-ffffffff826053bd r apollo_udma66_tim
-ffffffff8260c8a9 r apollo_pio_rec
-ffffffff8261bc64 r cy_pio_rec
-ffffffff8264b23e r apollo_udma133_tim
-ffffffff82657e30 R drm_ca
-ffffffff82657e58 R drm_filtops
-ffffffff82657e88 R drmread_filtops
-ffffffff82658000 r vga_emulops
-ffffffff82658048 R vga_stdscreen
-ffffffff82658078 R vga_stdscreen_mono
-ffffffff826580a8 R vga_stdscreen_bf
-ffffffff826580d8 R vga_40lscreen
-ffffffff82658108 R vga_40lscreen_mono
-ffffffff82658138 R vga_40lscreen_bf
-ffffffff82658168 R vga_50lscreen
-ffffffff82658198 R vga_50lscreen_mono
-ffffffff826581c8 R vga_50lscreen_bf
-ffffffff826581f8 R vga_screenlist
-ffffffff82658208 R vga_screenlist_mono
-ffffffff82658218 R vga_accessops
-ffffffff82658278 r i945_wm_info
-ffffffff826582b0 r bgansitopc
-ffffffff826582b8 r pctoansi
-ffffffff826582f8 r sdma_offsets
-ffffffff826582f8 r sdma_offsets
-ffffffff82658328 r iha_rate_tbl
-ffffffff82658360 r i830_a_wm_info
-ffffffff82658398 r gen9_edram_size_mb.ways
-ffffffff82658400 r aggr_periodic_times
-ffffffff82658480 r jsl_ehl_revids
-ffffffff826584f8 r michael_final.pad
-ffffffff82658520 r rt_copysa.maskarray
-ffffffff82658528 r i915_wm_info
-ffffffff82658530 r amdgpu_ih_clientid_jpeg
-ffffffff82658530 r amdgpu_ih_clientid_uvds
-ffffffff82658530 r amdgpu_ih_clientid_vcns
-ffffffff82658530 r amdgpu_ih_clientid_vcns
-ffffffff82658530 r amdgpu_ih_clientid_vcns
-ffffffff82658568 r vga_setfontset.cmaptabb
-ffffffff82658580 r tgl_revids
-ffffffff826585d8 r i830_bc_wm_info
-ffffffff82658648 r hsw_activate_psr2.map
-ffffffff82658688 r __drm_universal_plane_init.default_modifiers
-ffffffff82658698 r iwn_tid2fifo
-ffffffff826586b0 r vga_setfontset.cmaptaba
-ffffffff826586b8 r crtc_offsets
-ffffffff826586b8 r crtc_offsets
-ffffffff826586b8 r crtc_offsets
-ffffffff826586d8 r link_speed
-ffffffff826586d8 r link_speed
-ffffffff826586d8 r link_speed
-ffffffff82658750 r rtwn_r88e_get_rssi.cckoff
-ffffffff82659000 R edid_vendors
-ffffffff826592c0 R edid_nvendors
-ffffffff826592d0 R edid_products
-ffffffff82659330 R edid_nproducts
-ffffffff82659340 r _edid_modes
-ffffffff8265a000 R videomode_list
-ffffffff8265b080 R videomode_count
-ffffffff8265c000 r ahc_hard_errors
-ffffffff8265c080 r critical_sections
-ffffffff8265c0b0 r patches
-ffffffff8265cd50 r seqprog
-ffffffff8265e000 r ahc_switch
-ffffffff8265f000 r termstat_strings
-ffffffff8265f020 r critical_sections
-ffffffff8265f060 r seqprog
-ffffffff8265fd50 r patches
-ffffffff82661000 r ahd_switch
-ffffffff82662000 R aic_switch
-ffffffff82663000 R adw_switch
-ffffffff82664000 R gdt_switch
-ffffffff82665000 R twe_switch
-ffffffff82666000 R ciss_switch
-ffffffff82666030 R ciss_level
-ffffffff82666050 R ciss_stat
-ffffffff82667000 R ami_switch
-ffffffff82667028 R ami_raw_switch
-ffffffff82668000 R mfi_switch
-ffffffff82668028 R mfi_pd_switch
-ffffffff82668050 r mfi_iop_xscale
-ffffffff82668080 r mfi_iop_ppc
-ffffffff826680b0 r mfi_iop_gen2
-ffffffff826680e0 r mfi_iop_skinny
-ffffffff82668110 r mfi_bbu_indicators
-ffffffff826681c0 r bwi_rf_calc_nrssi_slope_11b.save_phy_regs
-ffffffff826681f0 r chv_oa_mux_regs
-ffffffff82668210 r fiji_clock_stretcher_lookup_table
-ffffffff82668210 r tonga_clock_stretcher_lookup_table
-ffffffff82668230 r iosf_pci_devices
-ffffffff82668250 r link_speed
-ffffffff82668250 r link_speed
-ffffffff82668250 r link_speed
-ffffffff82668290 r drm_fb_xfrm.default_dst_pitch
-ffffffff82668290 r non_supported_protection
-ffffffff82668390 r tgl_uy_revids
-ffffffff826683e0 r bwi_phy_noise_11g_rev1
-ffffffff82668460 r cardslot_process_event.antonym_ev
-ffffffff826684f0 r gen11_oa_mux_regs
-ffffffff826685e0 r ddr2_cycle_tenths
-ffffffff82668650 r rtw_intr_rx.ratetbl
-ffffffff826686d0 r abm_config
-ffffffff82668740 r getbootinfo.ports.30
-ffffffff82668790 r reg_offsets
-ffffffff826687a0 r bwi_rf_lo_measure_11g.rf_lo_adjust
-ffffffff826687b0 r init_non_clock_fields.look_up
-ffffffff826687c0 r uftdi_8u232am_getrate.roundoff
-ffffffff82668810 r zyd_rx_data.rates
-ffffffff82668820 r ieee80211_ra_valid_tx_mcs.max_mcs
-ffffffff82668860 r mmio_invalidate_full.gen8_regs
-ffffffff82668890 r bwi_phy_noise_11g
-ffffffff826688a0 r hpt366_pio
-ffffffff826688d0 r glk_revids
-ffffffff82668920 r bwi_rf_calc_nrssi_slope_11g.save_phy3_regs
-ffffffff82668940 r ether_crc32_be_update.rev
-ffffffff82668940 r rtw_grf5101_mac_crypt.caesar
-ffffffff82668990 r snb_b_fdi_train_param
-ffffffff82669000 R qlw_switch
-ffffffff8266a000 R isp_2100_risc_code
-ffffffff8267cbf0 R isp_2200_risc_code
-ffffffff8268f990 R isp_2300_risc_code
-ffffffff826a9408 R qla_switch
-ffffffff826a9430 r qla_regs_2100
-ffffffff826a9460 r qla_regs_2200
-ffffffff826a9490 r qla_regs_23XX
-ffffffff826aa000 R ahci_atascsi_methods
-ffffffff826ab000 R nvme_switch
-ffffffff826ab028 r nvme_ops
-ffffffff826ac000 R mpi_switch
-ffffffff826ac100 r intel_hpll_vco.elk_vco
-ffffffff826ac160 r pin_offsets
-ffffffff826ac1c0 r firmware_list
-ffffffff826ac220 r atom_arg_shift
-ffffffff826ac220 r atom_arg_shift
-ffffffff826ac260 r pf_syncookie_wstab
-ffffffff826ac280 r ieee80211_media_init.mopts
-ffffffff826ac2e0 r add_entropy_words.twist_table
-ffffffff826ac380 r urtw_8225v2_txpwr_cck
-ffffffff826ac3a0 r bwfm_pci_prio2fifo
-ffffffff826ac3a0 r ieee80211_up_to_ac.up_to_ac
-ffffffff826ac460 r paritytab
-ffffffff826ac460 r x86emu_parity_tab
-ffffffff826ac480 r legacy_connector_convert
-ffffffff826ac4c0 r gen7_oa_mux_regs
-ffffffff826ac4e0 r hsw_oa_mux_regs
-ffffffff826ac500 r notetab
-ffffffff826ac520 r urtw_8225v2_txpwr_cck_ch14
-ffffffff826ac540 r bwi_rf_calibval.rf_calibvals
-ffffffff826ac5e0 r pf_syncookie_msstab
-ffffffff826ac640 r xgmi3x16_pcs_err_status_reg_aldebaran
-ffffffff826ac6a0 r uath_wme_init.uath_wme_11g
-ffffffff826ac6c0 r gen7_oa_b_counters
-ffffffff826ac820 r icl_revids
-ffffffff826ac8e0 r rtwn_iq_calib_run.reg_adda
-ffffffff826ac920 r atom_def_dst
-ffffffff826ac920 r atom_def_dst
-ffffffff826ac960 r sha256_initial_hash_value
-ffffffff826ac9c0 r otus_edca_def
-ffffffff826ac9e0 r intel_hpll_vco.blb_vco
-ffffffff826acaa0 r epic_pci_subsys_info
-ffffffff826acac0 r atom_arg_mask
-ffffffff826acac0 r atom_arg_mask
-ffffffff826acb20 r butmap
-ffffffff826acb60 r GFX_RLC_SRM_INDEX_CNTL_DATA_OFFSETS
-ffffffff826acba0 r comsoft.lsrmap
-ffffffff826acbe0 r tulip_mii_phy_readspecific.table
-ffffffff826acc00 r kbl_revids
-ffffffff826acca0 r intel_hpll_vco.pnv_vco
-ffffffff826acd00 r dmapageport
-ffffffff826acdc0 r intel_hpll_vco.ctg_vco
-ffffffff826ace80 r drm_calculate_luminance_range.pre_computed_values
-ffffffff826ad000 R sili_atascsi_methods
-ffffffff826ae000 R ncr53c9x_switch
-ffffffff826af000 r scf_period
-ffffffff826b0000 R siop_script
-ffffffff826b05a0 R lun_switch
-ffffffff826b05d0 R tag_switch
-ffffffff826b0660 R load_dsa
-ffffffff826b06c4 R siop_led_on
-ffffffff826b06cc R siop_led_off
-ffffffff826b06d8 R siop_switch
-ffffffff826b1000 R ep_vortex_media
-ffffffff826b1100 R ep_default_to_media
-ffffffff826b2000 R wi_card_ident
-ffffffff826b4000 R ucode_table
-ffffffff826b5000 r re_revisions
-ffffffff826b5290 r re_kstats_tpl
-ffffffff826b7000 R smc91cxx_media
-ffffffff826b7010 R smc91cxx_mii_bitbang_ops
-ffffffff826b8000 R dl10019_mii_bitbang_ops
-ffffffff826b8028 R dl10022_mii_bitbang_ops
-ffffffff826b9000 R ax88190_mii_bitbang_ops
-ffffffff826bb000 R ac97_audio_default
-ffffffff826bb020 R ac97_on_off
-ffffffff826bb324 R ac97_mic_select
-ffffffff826bb628 R ac97_mono_select
-ffffffff826bb92c R ac97_source
-ffffffff826bbc30 R ac97_volume_stereo
-ffffffff826bbc4c R ac97_volume_mono
-ffffffff826bbc70 R source_info
-ffffffff826bc470 R ac97_ad
-ffffffff826bc580 R ac97_ak
-ffffffff826bc610 R ac97_av
-ffffffff826bc750 R ac97_rl
-ffffffff826bc7a0 R ac97_cm
-ffffffff826bc820 R ac97_cr
-ffffffff826bc840 R ac97_cs
-ffffffff826bc920 R ac97_cx
-ffffffff826bc980 R ac97_dt
-ffffffff826bc9a0 R ac97_em
-ffffffff826bc9d0 R ac97_es
-ffffffff826bc9f0 R ac97_is
-ffffffff826bca10 R ac97_ic
-ffffffff826bca90 R ac97_it
-ffffffff826bcac0 R ac97_ns
-ffffffff826bcb80 R ac97_ps
-ffffffff826bcbb0 R ac97_sl
-ffffffff826bcbd0 R ac97_st
-ffffffff826bcd20 R ac97_vi
-ffffffff826bcd50 R ac97_tt
-ffffffff826bcdd0 R ac97_ti
-ffffffff826bcdf0 R ac97_wb
-ffffffff826bce10 R ac97_wo
-ffffffff826bcea0 R ac97_ym
-ffffffff826bcef0 R ac97_vendors
-ffffffff826bd1f0 R ac97enhancement
-ffffffff826bd2f0 R ac97feature
-ffffffff826be000 R lm_chips
-ffffffff826be020 R lm78_sensors
-ffffffff826be1a0 R w83627hf_sensors
-ffffffff826be3a0 R w83627ehf_sensors
-ffffffff826be5c0 R w83627dhg_sensors
-ffffffff826be7c0 R nct6776f_sensors
-ffffffff826bea00 R nct6779d_sensors
-ffffffff826bed60 R w83637hf_sensors
-ffffffff826bef20 R w83697hf_sensors
-ffffffff826bf0c0 R w83781d_sensors
-ffffffff826bf280 R w83782d_sensors
-ffffffff826bf480 R w83783s_sensors
-ffffffff826bf600 R w83791d_sensors
-ffffffff826bf860 R w83792d_sensors
-ffffffff826bfae0 R as99127f_sensors
-ffffffff826c0000 r ar5k_known_products
-ffffffff826c0110 r ar5111_gain_opt
-ffffffff826c01e0 r ar5112_gain_opt
-ffffffff826c02b0 r ar5k_5ghz_channels
-ffffffff826c0a00 r ar5k_2ghz_channels
-ffffffff826c0f10 r ar5111_rf
-ffffffff826c1350 r ar5112a_rf
-ffffffff826c1890 r ar5112_rf
-ffffffff826c1da0 r ar5413_rf
-ffffffff826c21b0 r ar2413_rf
-ffffffff826c24d0 r ar2425_rf
-ffffffff826c2830 r ar5111_rfg
-ffffffff826c2b30 r ar5112_rfg
-ffffffff826c2e30 r ar5413_rfg
-ffffffff826c3130 r ar2413_rfg
-ffffffff826c3430 r ar5k_rt_11a
-ffffffff826c3552 r ar5k_rt_11b
-ffffffff826c3674 r ar5k_rt_11g
-ffffffff826c3796 r ar5k_rt_xr
-ffffffff826c4000 r ar5210_ini
-ffffffff826c5000 r ar5211_mode
-ffffffff826c52c0 r ar5211_ini
-ffffffff826c5ad0 r ar5211_rf
-ffffffff826c6000 r ar5212_pcie
-ffffffff826c6080 r ar5212_mode
-ffffffff826c6310 r ar5212_ini
-ffffffff826c6c80 r ar5212_ar5111_mode
-ffffffff826c6f20 r ar5212_ar5112_mode
-ffffffff826c71b0 r ar5413_mode
-ffffffff826c7b10 r ar2413_mode
-ffffffff826c8430 r ar2425_mode
-ffffffff826c8d90 r ar5111_bbgain
-ffffffff826c9090 r ar5112_bbgain
-ffffffff826ca000 r athn_5ghz_chans
-ffffffff826ca020 r athn_rates
-ffffffff826cb000 r athn_rates
-ffffffff826cc000 r ar9160_ini
-ffffffff826cc068 r ar5416_ini
-ffffffff826cc0d0 r ar5416_serdes
-ffffffff826cc0e8 r ar9160_1_1_addac
-ffffffff826cc0f8 r ar9160_1_0_addac
-ffffffff826cc108 r ar5416_2_2_addac
-ffffffff826cc118 r ar5416_2_1_addac
-ffffffff826cc128 r ar5416_set_power_calib.chainoffset
-ffffffff826cc140 r ar9160_bank6tpc_vals
-ffffffff826cc1c0 r ar5416_bank6tpc_vals
-ffffffff826cc240 r ar5416_bb_rfgain_vals_2g
-ffffffff826cc340 r ar5416_bb_rfgain_vals_5g
-ffffffff826cc440 r ar5416_bank6_vals
-ffffffff826cc4c0 r ar9160_regs
-ffffffff826cc540 r ar9160_vals_5g20
-ffffffff826cc640 r ar9160_vals_5g40
-ffffffff826cc740 r ar9160_vals_2g40
-ffffffff826cc840 r ar9160_vals_2g20
-ffffffff826cc940 r ar9160_cm_regs
-ffffffff826ccc30 r ar9160_cm_vals
-ffffffff826cd210 r ar5416_regs
-ffffffff826cd290 r ar5416_vals_5g20
-ffffffff826cd390 r ar5416_vals_5g40
-ffffffff826cd490 r ar5416_vals_2g40
-ffffffff826cd590 r ar5416_vals_2g20
-ffffffff826cd690 r ar5416_cm_regs
-ffffffff826cd980 r ar5416_cm_vals
-ffffffff826cdf60 r ar5416_serdes_regs
-ffffffff826cdf90 r ar5416_serdes_vals
-ffffffff826cdfc0 r ar9160_1_1_addac_vals
-ffffffff826ce040 r ar9160_1_0_addac_vals
-ffffffff826ce0c0 r ar5416_2_2_addac_vals
-ffffffff826ce150 r ar5416_2_1_addac_vals
-ffffffff826cf000 r ar9280_2_0_ini
-ffffffff826cf068 r ar9280_2_0_serdes
-ffffffff826cf080 r ar9280_2_0_rx_gain_23db_backoff
-ffffffff826cf0a0 r ar9280_2_0_rx_gain_13db_backoff
-ffffffff826cf0c0 r ar9280_2_0_rx_gain
-ffffffff826cf0e0 r ar9280_2_0_tx_gain_high_power
-ffffffff826cf100 r ar9280_2_0_tx_gain
-ffffffff826cf120 r ar9280_init_from_rom.chainoffset
-ffffffff826cf130 r ar9280_2_0_regs
-ffffffff826cf190 r ar9280_2_0_vals_5g20
-ffffffff826cf250 r ar9280_2_0_vals_5g40
-ffffffff826cf310 r ar9280_2_0_vals_2g40
-ffffffff826cf3d0 r ar9280_2_0_vals_2g20
-ffffffff826cf490 r ar9280_2_0_cm_regs
-ffffffff826cf740 r ar9280_2_0_cm_vals
-ffffffff826cfc90 r ar9280_2_0_fast_clock_regs
-ffffffff826cfcb0 r ar9280_2_0_fast_clock_vals_5g20
-ffffffff826cfcf0 r ar9280_2_0_fast_clock_vals_5g40
-ffffffff826cfd30 r ar9280_2_0_serdes_regs
-ffffffff826cfd60 r ar9280_2_0_serdes_vals
-ffffffff826cfd90 r ar9280_2_0_rx_gain_regs
-ffffffff826cfea0 r ar9280_2_0_rx_gain_23db_backoff_vals_5g
-ffffffff826d00b0 r ar9280_2_0_rx_gain_23db_backoff_vals_2g
-ffffffff826d02c0 r ar9280_2_0_rx_gain_13db_backoff_vals_5g
-ffffffff826d04d0 r ar9280_2_0_rx_gain_13db_backoff_vals_2g
-ffffffff826d06e0 r ar9280_2_0_rx_gain_vals_5g
-ffffffff826d08f0 r ar9280_2_0_rx_gain_vals_2g
-ffffffff826d0b00 r ar9280_2_0_tx_gain_regs
-ffffffff826d0b40 r ar9280_2_0_tx_gain_high_power_vals_5g
-ffffffff826d0bc0 r ar9280_2_0_tx_gain_high_power_vals_2g
-ffffffff826d0c40 r ar9280_2_0_tx_gain_vals_5g
-ffffffff826d0cc0 r ar9280_2_0_tx_gain_vals_2g
-ffffffff826d1000 r ar9271_ini
-ffffffff826d1068 r ar9285_1_2_ini
-ffffffff826d10d0 r ar9280_2_0_serdes
-ffffffff826d10e8 r ar9271_tx_gain_high_power
-ffffffff826d1108 r ar9271_tx_gain
-ffffffff826d1128 r ar9285_2_0_tx_gain_high_power
-ffffffff826d1148 r ar9285_2_0_tx_gain
-ffffffff826d1168 r ar9285_1_2_tx_gain_high_power
-ffffffff826d1188 r ar9285_1_2_tx_gain
-ffffffff826d11b0 r ar9271_regs
-ffffffff826d1410 r ar9271_vals_2g40
-ffffffff826d18d0 r ar9271_vals_2g20
-ffffffff826d1d90 r ar9271_cm_regs
-ffffffff826d2020 r ar9271_cm_vals
-ffffffff826d2540 r ar9285_1_2_regs
-ffffffff826d27a0 r ar9285_1_2_vals_2g40
-ffffffff826d2c60 r ar9285_1_2_vals_2g20
-ffffffff826d3120 r ar9285_1_2_cm_regs
-ffffffff826d33a0 r ar9285_1_2_cm_vals
-ffffffff826d3890 r ar9280_2_0_serdes_regs
-ffffffff826d38c0 r ar9280_2_0_serdes_vals
-ffffffff826d38f0 r ar9271_tx_gain_regs
-ffffffff826d3940 r ar9271_tx_gain_high_power_vals_2g
-ffffffff826d39d0 r ar9271_tx_gain_vals_2g
-ffffffff826d3a60 r ar9285_1_2_tx_gain_regs
-ffffffff826d3ab0 r ar9285_2_0_tx_gain_high_power_vals_2g
-ffffffff826d3b50 r ar9285_2_0_tx_gain_vals_2g
-ffffffff826d3bf0 r ar9285_1_2_tx_gain_high_power_vals_2g
-ffffffff826d3c90 r ar9285_1_2_tx_gain_vals_2g
-ffffffff826d4000 r ar9287_1_1_ini
-ffffffff826d4068 r ar9280_2_0_serdes
-ffffffff826d4080 r ar9287_1_1_rx_gain
-ffffffff826d40a0 r ar9287_1_1_tx_gain
-ffffffff826d40c0 r ar9287_1_1_regs
-ffffffff826d4120 r ar9287_1_1_vals_2g40
-ffffffff826d41d0 r ar9287_1_1_vals_2g20
-ffffffff826d4280 r ar9287_1_1_cm_regs
-ffffffff826d4560 r ar9287_1_1_cm_vals
-ffffffff826d4b20 r ar9280_2_0_serdes_regs
-ffffffff826d4b50 r ar9280_2_0_serdes_vals
-ffffffff826d4b80 r ar9287_1_1_rx_gain_regs
-ffffffff826d4d90 r ar9287_1_1_rx_gain_vals_2g
-ffffffff826d51a0 r ar9287_1_1_tx_gain_regs
-ffffffff826d5200 r ar9287_1_1_tx_gain_vals_2g
-ffffffff826d6000 r athn_rates
-ffffffff826d7000 r ar9485_1_1_ini
-ffffffff826d7068 r ar9485_1_1_serdes
-ffffffff826d7080 r ar9380_2_2_ini
-ffffffff826d70e8 r ar9380_2_2_serdes
-ffffffff826d7100 r ar9380_2_2_rx_gain_wo_xlna
-ffffffff826d7120 r ar9380_2_2_rx_gain
-ffffffff826d7140 r ar9485_1_1_rx_gain
-ffffffff826d7160 r ar9380_2_2_tx_gain_high_ob_db
-ffffffff826d7180 r ar9380_2_2_tx_gain_low_ob_db
-ffffffff826d71a0 r ar9380_2_2_tx_gain_high_power
-ffffffff826d71c0 r ar9380_2_2_tx_gain
-ffffffff826d71e0 r ar9485_1_1_tx_gain
-ffffffff826d7200 r ar9485_1_1_regs
-ffffffff826d7270 r ar9485_1_1_vals_2g40
-ffffffff826d7350 r ar9485_1_1_vals_2g20
-ffffffff826d7430 r ar9485_1_1_cm_regs
-ffffffff826d7720 r ar9485_1_1_cm_vals
-ffffffff826d7d00 r ar9485_1_1_serdes_regs
-ffffffff826d7d0c r ar9485_1_1_serdes_vals
-ffffffff826d7d20 r ar9380_2_2_regs
-ffffffff826d7db0 r ar9380_2_2_vals_5g20
-ffffffff826d7ed0 r ar9380_2_2_vals_5g40
-ffffffff826d7ff0 r ar9380_2_2_vals_2g40
-ffffffff826d8110 r ar9380_2_2_vals_2g20
-ffffffff826d8230 r ar9380_2_2_cm_regs
-ffffffff826d85d0 r ar9380_2_2_cm_vals
-ffffffff826d8d00 r ar9380_2_2_fast_clock_regs
-ffffffff826d8d20 r ar9380_2_2_fast_clock_vals_5g20
-ffffffff826d8d50 r ar9380_2_2_fast_clock_vals_5g40
-ffffffff826d8d74 r ar9380_2_2_serdes_regs
-ffffffff826d8d80 r ar9380_2_2_serdes_vals
-ffffffff826d8d90 r ar9380_2_2_rx_gain_regs
-ffffffff826d8f90 r ar9380_2_2_rx_gain_wo_xlna_vals
-ffffffff826d9390 r ar9380_2_2_rx_gain_vals
-ffffffff826d9790 r ar9485_1_1_rx_gain_regs
-ffffffff826d9890 r ar9485_1_1_rx_gain_vals
-ffffffff826d9a90 r ar9380_2_2_tx_gain_regs
-ffffffff826d9b60 r ar9380_2_2_tx_gain_high_ob_db_vals_5g
-ffffffff826d9d00 r ar9380_2_2_tx_gain_high_ob_db_vals_2g
-ffffffff826d9ea0 r ar9380_2_2_tx_gain_low_ob_db_vals_5g
-ffffffff826da040 r ar9380_2_2_tx_gain_low_ob_db_vals_2g
-ffffffff826da1e0 r ar9380_2_2_tx_gain_high_power_vals_5g
-ffffffff826da380 r ar9380_2_2_tx_gain_high_power_vals_2g
-ffffffff826da520 r ar9380_2_2_tx_gain_vals_5g
-ffffffff826da6c0 r ar9380_2_2_tx_gain_vals_2g
-ffffffff826da860 r ar9485_1_1_tx_gain_regs
-ffffffff826da8f0 r ar9485_1_1_tx_gain_vals_2g
-ffffffff826daa10 r ar9380_def_rom
-ffffffff826dae50 r ar9380_def_rom_h112
-ffffffff826db290 r ar9380_def_rom_h116
-ffffffff826db6d0 r ar9380_def_rom_x112
-ffffffff826dbb10 r ar9380_def_rom_x113
-ffffffff826dc000 R atw_txthresh_tab_lo
-ffffffff826dc050 R atw_txthresh_tab_hi
-ffffffff826dc0a0 r atw_attach.empty_macaddr
-ffffffff826dc0b0 r atw_attach.type_strings
-ffffffff826dc0d0 r atw_rfmd2958_ifn
-ffffffff826dc110 r atw_rfmd2958_rf1r
-ffffffff826dc150 r atw_rxintr.rate_tbl
-ffffffff826dd000 r rtw_identify_sta.empty_macaddr
-ffffffff826de000 r rtwn_set_key.etherzeroaddr
-ffffffff826de010 r rtl8188eu_rf_prog
-ffffffff826de030 r rtl8188ftv_rf_prog
-ffffffff826de050 r rtl8192e_rf_prog
-ffffffff826de080 r rtl8188ce_rf_prog
-ffffffff826de0a0 r rtl8188ru_rf_prog
-ffffffff826de0c0 r rtl8188cu_rf_prog
-ffffffff826de0e0 r rtl8192ce_rf_prog
-ffffffff826de110 r rtl8188ru_txagc
-ffffffff826de170 r rtl8188eu_rf_regs
-ffffffff826de230 r rtl8188eu_rf_vals
-ffffffff826de3b0 r rtl8188ftv_rf_regs
-ffffffff826de490 r rtl8188ftv_rf_vals
-ffffffff826de640 r rtl8192e_rf_regs
-ffffffff826de710 r rtl8192e_rf_vals
-ffffffff826de8b0 r rtl8192e_rf2_regs
-ffffffff826de950 r rtl8192e_rf2_vals
-ffffffff826dea90 r rtl8192ce_rf1_regs
-ffffffff826debb0 r rtl8188ce_rf_vals
-ffffffff826dedf0 r rtl8188ru_rf_vals
-ffffffff826df030 r rtl8188cu_rf_vals
-ffffffff826df270 r rtl8192ce_rf1_vals
-ffffffff826df4b0 r rtl8192ce_rf2_regs
-ffffffff826df500 r rtl8192ce_rf2_vals
-ffffffff826df5a0 r rtl8192cu_txagc
-ffffffff826e0000 r rt2560_rf2522_r2
-ffffffff826e0040 r rt2560_rf2524_r2
-ffffffff826e0080 r rt2560_rf2525_hi_r2
-ffffffff826e00c0 r rt2560_rf2525_r2
-ffffffff826e0100 r rt2560_rf2525e_r2
-ffffffff826e0140 r rt2560_rf2526_hi_r2
-ffffffff826e0180 r rt2560_rf2526_r2
-ffffffff826e01c0 r rt2560_def_bbp
-ffffffff826e0200 r rt2560_def_mac
-ffffffff826e1000 r rt2661_rf5225_1
-ffffffff826e1300 r rt2661_rf5225_2
-ffffffff826e1600 r rt2661_def_bbp
-ffffffff826e1640 r rt2661_def_mac
-ffffffff826e2000 r rt2860_rf2850
-ffffffff826e2430 r rt2860_rates
-ffffffff826e24f0 r rt3572_def_rf
-ffffffff826e2530 r rt3090_def_rf
-ffffffff826e2560 r rt5392_def_rf
-ffffffff826e25e0 r rt3290_def_rf
-ffffffff826e2640 r rt5390_def_rf
-ffffffff826e26c0 r rt5390_def_bbp
-ffffffff826e26f0 r rt2860_def_mac
-ffffffff826e4000 r acx111_reg
-ffffffff826e4040 r acx111_rate_map
-ffffffff826e5000 r acx100_reg
-ffffffff826e5040 r acx100_txpower_rfmd
-ffffffff826e5060 r acx100_txpower_maxim
-ffffffff826e5080 r xehp_rcs_offsets
-ffffffff826e50b0 r gen8_rcs_offsets
-ffffffff826e50e0 r hangpic
-ffffffff826e5120 r digits
-ffffffff826e5120 r pppdumpb.digits
-ffffffff826e5120 r pppdumpm.digits
-ffffffff826e5140 r dg2_xcs_offsets
-ffffffff826e5190 r gen11_rcs_offsets
-ffffffff826e51d0 r dg2_rcs_offsets
-ffffffff826e5210 r gen12_xcs_offsets
-ffffffff826e6000 r intel_hpll_vco.cl_vco
-ffffffff826e6020 r sgpr_init_compute_shader
-ffffffff826e60d0 r trinity_override_mgpg_sequences
-ffffffff826e6490 r vgpr_init_compute_shader
-ffffffff826e6550 r voltage_swing_to_pre_emphasis
-ffffffff826e7000 r malo_cmd_string.cmds
-ffffffff826e70b0 r malo_cmd_string_result.results
-ffffffff826e8000 R bwi_vendor_led_act
-ffffffff826e800c R bwi_default_led_act
-ffffffff826e8010 R bwi_led_duration
-ffffffff826e8380 r bwi_sup_bphy
-ffffffff826e83c0 r bwi_phy_freq_11g_rev1
-ffffffff826e85c0 r bwi_phy_rotor_11g_rev1
-ffffffff826e86a0 r bwi_phy_noise_scale_11g_rev2
-ffffffff826e86e0 r bwi_phy_noise_scale_11g_rev7
-ffffffff826e8720 r bwi_phy_noise_scale_11g
-ffffffff826e8760 r bwi_phy_sigma_sq_11g_rev2
-ffffffff826e87d0 r bwi_phy_sigma_sq_11g_rev7
-ffffffff826e8840 r bwi_phy_delay_11g_rev1
-ffffffff826e8920 r bwi_rf_get_gains.save_phy_regs
-ffffffff826e8940 r bwi_rf_lo_find.map
-ffffffff826e8960 r bwi_txpower_map_11b
-ffffffff826e89a0 r bwi_txpower_map_11g
-ffffffff826e89e0 r _bwi_rf_lo_update_11g.rf_atten_list
-ffffffff826e8a20 r _bwi_rf_lo_update_11g.rf_atten_init_list
-ffffffff826e8a60 r _bwi_rf_lo_update_11g.rf_lo_measure_order
-ffffffff826e8aa0 r bwi_rf_set_nrssi_ofs_11g.save_phy_comm_regs
-ffffffff826e8ac0 r bwi_bbpid_map
-ffffffff826e8af0 r bwi_regwin_count
-ffffffff826e8b40 r bwi_clkfreq
-ffffffff826e8b58 r bwi_zero_addr
-ffffffff826e9000 R uhci_bus_methods
-ffffffff826e9030 R uhci_root_ctrl_methods
-ffffffff826e9060 R uhci_root_intr_methods
-ffffffff826e9090 R uhci_device_ctrl_methods
-ffffffff826e90c0 R uhci_device_intr_methods
-ffffffff826e90f0 R uhci_device_bulk_methods
-ffffffff826e9120 R uhci_device_isoc_methods
-ffffffff826e9150 R uhci_devd
-ffffffff826e9162 R uhci_confd
-ffffffff826e916b R uhci_ifcd
-ffffffff826e9174 R uhci_endpd
-ffffffff826e917b R uhci_hubd_piix
-ffffffff826ea000 R revbits
-ffffffff826ea020 R ohci_bus_methods
-ffffffff826ea050 R ohci_root_ctrl_methods
-ffffffff826ea080 R ohci_root_intr_methods
-ffffffff826ea0b0 R ohci_device_ctrl_methods
-ffffffff826ea0e0 R ohci_device_intr_methods
-ffffffff826ea110 R ohci_device_bulk_methods
-ffffffff826ea140 R ohci_device_isoc_methods
-ffffffff826ea170 R ohci_devd
-ffffffff826ea182 R ohci_confd
-ffffffff826ea18b R ohci_ifcd
-ffffffff826ea194 R ohci_endpd
-ffffffff826ea19b R ohci_hubd
-ffffffff826eb000 R ehci_bus_methods
-ffffffff826eb030 R ehci_root_ctrl_methods
-ffffffff826eb060 R ehci_root_intr_methods
-ffffffff826eb090 R ehci_device_ctrl_methods
-ffffffff826eb0c0 R ehci_device_intr_methods
-ffffffff826eb0f0 R ehci_device_bulk_methods
-ffffffff826eb120 R ehci_device_isoc_methods
-ffffffff826eb150 R ehci_devd
-ffffffff826eb162 R ehci_odevd
-ffffffff826eb16c R ehci_confd
-ffffffff826eb175 R ehci_ifcd
-ffffffff826eb17e R ehci_endpd
-ffffffff826eb185 R ehci_hubd
-ffffffff826ec000 R xhci_bus_methods
-ffffffff826ec030 R xhci_root_ctrl_methods
-ffffffff826ec060 R xhci_root_intr_methods
-ffffffff826ec090 R xhci_device_ctrl_methods
-ffffffff826ec0c0 R xhci_device_intr_methods
-ffffffff826ec0f0 R xhci_device_bulk_methods
-ffffffff826ec120 R xhci_device_isoc_methods
-ffffffff826ec150 R xhci_devd
-ffffffff826ec162 R xhci_confd
-ffffffff826ec16b R xhci_ifcd
-ffffffff826ec174 R xhci_endpd
-ffffffff826ec17b R xhci_endpcd
-ffffffff826ec181 R xhci_hubd
-ffffffff826ef000 R radio_ca
-ffffffff826f0000 R ipmi_ca
-ffffffff826f1000 R vscsi_ca
-ffffffff826f1028 R vscsi_switch
-ffffffff826f1050 R vscsi_filtops
-ffffffff826f2000 R mpath_ca
-ffffffff826f2028 R mpath_switch
-ffffffff826f3000 R softraid_ca
-ffffffff826f3028 R sr_switch
-ffffffff826f4000 r spdmem_basic_types
-ffffffff826f40a0 r spdmem_parity_types
-ffffffff826f40e0 r spdmem_ddr4_decode.ddr4_chipsize
-ffffffff826f5000 R kstat_rlock_ops
-ffffffff826f5010 R kstat_wlock_ops
-ffffffff826f5020 R kstat_mutex_ops
-ffffffff826f5030 R kstat_cpu_ops
-ffffffff826f5040 r kstat_id_tree_RBT_INFO
-ffffffff826f5058 R kstat_id_tree_RBT_TYPE
-ffffffff826f5060 r kstat_pv_tree_RBT_INFO
-ffffffff826f5078 R kstat_pv_tree_RBT_TYPE
-ffffffff826f5080 r kstat_nm_tree_RBT_INFO
-ffffffff826f5098 R kstat_nm_tree_RBT_TYPE
-ffffffff826f6000 r fuse_rd_filtops
-ffffffff826f7000 R fusefs_vfsops
-ffffffff826f7070 R fusefs_vars
-ffffffff826f8000 R fusefs_vops
-ffffffff826f8110 R fusefsread_filtops
-ffffffff826f8140 R fusefswrite_filtops
-ffffffff826f8170 R fusefsvnode_filtops
-ffffffff826f9000 r pf_state_tree_RBT_INFO
-ffffffff826f9018 R pf_state_tree_RBT_TYPE
-ffffffff826f9020 r pf_state_tree_id_RBT_INFO
-ffffffff826f9038 R pf_state_tree_id_RBT_TYPE
-ffffffff826f9040 r pf_translate_af.zero
-ffffffff826fa000 R hfsc_ops
-ffffffff826fa038 R ifq_hfsc_ops
-ffffffff826fa040 R hfsc_pf_ops
-ffffffff826fa088 R pfq_hfsc_ops
-ffffffff826fb000 r fqcodel_ops
-ffffffff826fb038 R ifq_fqcodel_ops
-ffffffff826fb040 r fqcodel_pf_ops
-ffffffff826fb088 R pfq_fqcodel_ops
-ffffffff826fb090 r codel_intervals
-ffffffff826fc000 R pfsync_acts
-ffffffff826fd000 R hotplugread_filtops
-ffffffff826fe000 R dtps_static
-ffffffff826ff000 R db_show_all_cmds
-ffffffff826ff180 R db_show_cmds
-ffffffff826ff4c0 R db_boot_cmds
-ffffffff826ff5a0 R db_command_table
-ffffffff82700000 R ddb_vars
-ffffffff82701000 R audio_ca
-ffffffff82701028 R audioctlread_filtops
-ffffffff82701058 R audiowrite_filtops
-ffffffff82701088 R audioread_filtops
-ffffffff82702000 R midi_ca
-ffffffff82702028 R midiwrite_filtops
-ffffffff82702058 R midiread_filtops
-ffffffff82703000 r mulawtolin16
-ffffffff82703200 r lintomulaw
-ffffffff82704000 R randomread_filtops
-ffffffff82704030 R randomwrite_filtops
-ffffffff82705000 R video_ca
-ffffffff82705028 R video_filtops
-ffffffff82706000 R cd9660_vfsops
-ffffffff82707000 R cd9660_vops
-ffffffff82707110 R cd9660_specvops
-ffffffff82707220 R cd9660_fifovops
-ffffffff82707330 R cd9660read_filtops
-ffffffff82707360 R cd9660write_filtops
-ffffffff82707390 R cd9660vnode_filtops
-ffffffff82708000 R udf_vfsops
-ffffffff82709000 R udf_vops
-ffffffff82709110 r mon_lens
-ffffffff8270a000 r month_days
-ffffffff8270b000 R execsw
-ffffffff8270c000 r shstrtab
-ffffffff8270d000 R copyright
-ffffffff8270d0c0 r initpaths
-ffffffff8270e000 R sysent
-ffffffff82710000 R bufq_impls
-ffffffff82711000 R kqueueops
-ffffffff82711038 R kqread_filtops
-ffffffff82711068 R proc_filtops
-ffffffff82711098 R file_filtops
-ffffffff827110c8 R timer_filtops
-ffffffff82711100 R sysfilt_ops
-ffffffff82711148 R seltrue_filtops
-ffffffff82711178 R dead_filtops
-ffffffff827111a8 R badfd_filtops
-ffffffff827111d8 r mutex_klistops
-ffffffff827111f0 r rwlock_klistops
-ffffffff82712000 R kv_exec
-ffffffff82713000 R addrmask
-ffffffff82714000 r rw_ops
-ffffffff82715000 r proc_printit.pstat
-ffffffff82716000 R pledge_syscalls
-ffffffff82716a60 r pledgenames
-ffffffff82716cb0 r pledgereq
-ffffffff82717000 r unvname_rbt_RBT_INFO
-ffffffff82717018 R unvname_rbt_RBT_TYPE
-ffffffff82718000 R sig_filtops
-ffffffff82718030 R sigprop
-ffffffff82719000 R kern_vars
-ffffffff827192f0 R hw_vars
-ffffffff8271a000 R tc_vars
-ffffffff8271b000 r sys_gettimeofday.zerotz
-ffffffff8271c000 r taskq_sys_name
-ffffffff8271c006 r taskq_sys_mp_name
-ffffffff8271c010 R systq
-ffffffff8271c018 R systqmp
-ffffffff8271e000 r gpt_get_fstype.gpt_uuid_openbsd
-ffffffff8271e010 r gpt_get_fstype.gpt_uuid_msdos
-ffffffff8271e020 r gpt_get_fstype.gpt_uuid_chromerootfs
-ffffffff8271e030 r gpt_get_fstype.gpt_uuid_linux
-ffffffff8271e040 r gpt_get_fstype.gpt_uuid_hfs
-ffffffff8271e050 r gpt_get_fstype.gpt_uuid_unused
-ffffffff8271e060 r gpt_get_fstype.gpt_uuid_efi_system
-ffffffff8271e070 r gpt_get_fstype.gpt_uuid_bios_boot
-ffffffff8271f000 r hiballoc_addr_RBT_INFO
-ffffffff8271f018 R hiballoc_addr_RBT_TYPE
-ffffffff82720000 R logread_filtops
-ffffffff82721000 r phtree_RBT_INFO
-ffffffff82721018 R phtree_RBT_TYPE
-ffffffff82721020 r pool_lock_ops_rw
-ffffffff82721058 r pool_lock_ops_mtx
-ffffffff82722000 r pselregister.evf
-ffffffff8272200c r pselregister.evff
-ffffffff82723000 R pipe_rfiltops
-ffffffff82723030 R pipe_wfiltops
-ffffffff82723060 R pipe_efiltops
-ffffffff82723090 r pipeops
-ffffffff82724000 R socketops
-ffffffff82725000 R sysvsem_vars
-ffffffff82726000 R char_type
-ffffffff82726100 R ttyread_filtops
-ffffffff82726130 R ttywrite_filtops
-ffffffff82726160 R ttyexcept_filtops
-ffffffff82727000 R ptcread_filtops
-ffffffff82727030 R ptcwrite_filtops
-ffffffff82727060 R ptcexcept_filtops
-ffffffff82729000 R domains
-ffffffff8272a000 R unixdomain
-ffffffff8272a050 R unixsw
-ffffffff8272b000 R solisten_filtops
-ffffffff8272b030 R soread_filtops
-ffffffff8272b060 R sowrite_filtops
-ffffffff8272b090 R soexcept_filtops
-ffffffff8272b0c0 R socket_klistops
-ffffffff8272c000 R sun_noname
-ffffffff8272c010 R uipc_usrreqs
-ffffffff8272c0b0 R uipc_dgram_usrreqs
-ffffffff8272c150 R unpstctl_vars
-ffffffff8272c180 R unpsqctl_vars
-ffffffff8272c1b0 R unpdgctl_vars
-ffffffff8272d000 r namecache_rb_cache_RBT_INFO
-ffffffff8272d018 R namecache_rb_cache_RBT_TYPE
-ffffffff8272e000 R generic_filtops
-ffffffff8272f000 r buf_rb_bufs_RBT_INFO
-ffffffff8272f018 R buf_rb_bufs_RBT_TYPE
-ffffffff8272f020 r typename
-ffffffff82730000 R sync_vops
-ffffffff82731000 R vnops
-ffffffff82732000 R spec_vops
-ffffffff82733000 R dead_vops
-ffffffff82734000 R fifo_vops
-ffffffff82734110 R fiforead_filtops
-ffffffff82734140 R fifowrite_filtops
-ffffffff82734170 R fifoexcept_filtops
-ffffffff82735000 R regyear
-ffffffff82735020 R leapyear
-ffffffff82735040 r dos2unix
-ffffffff82735140 r u2l
-ffffffff82735240 r unix2dos
-ffffffff82736008 R msdosfs_vfsops
-ffffffff82737000 R msdosfs_vops
-ffffffff82737110 R msdosfsread_filtops
-ffffffff82737140 R msdosfswrite_filtops
-ffffffff82737170 R msdosfsvnode_filtops
-ffffffff82738000 r _utf_count
-ffffffff82739000 R ntfs_vfsops
-ffffffff8273a000 R ntfs_vops
-ffffffff8273b000 R bpfread_filtops
-ffffffff8273b030 R bpf_mbuf_ops
-ffffffff8273c000 r bpf_mem_ops
-ffffffff8273d000 R priq_ops
-ffffffff8273d038 R ifq_priq_ops
-ffffffff8273d040 r ifq_kstat_tpl
-ffffffff8273d158 r ifiq_kstat_tpl
-ffffffff8273e000 r ether_crc32_le_update.crctab
-ffffffff8273e040 r ether_crc32_be_update.crctab
-ffffffff8273f000 r lcp
-ffffffff8273f078 r ipcp
-ffffffff8273f0f0 r ipv6cp
-ffffffff8273f168 r chap
-ffffffff8273f1e0 r pap
-ffffffff82740000 R ifmedia_baudrate_descriptions
-ffffffff82741000 r fcstab
-ffffffff82743000 R tunread_filtops
-ffffffff82743030 R tunwrite_filtops
-ffffffff82744000 R bridge_brport
-ffffffff82745000 R bstp_etheraddr
-ffffffff82746000 r eb_tree_RBT_INFO
-ffffffff82746018 R eb_tree_RBT_TYPE
-ffffffff82747000 r veb_etherbridge_ops
-ffffffff82747028 r veb_pf_ipv4
-ffffffff82747040 r veb_pf_ipv6
-ffffffff82748000 r pipex_pppoe_padding
-ffffffff82749000 r rn_addmask.normal_chars
-ffffffff8274a000 R route_src
-ffffffff8274a010 R route_usrreqs
-ffffffff8274a0b0 R routedomain
-ffffffff8274a100 R routesw
-ffffffff8274b000 R gre_vars
-ffffffff8274b030 r mgre_tree_RBT_INFO
-ffffffff8274b048 R mgre_tree_RBT_TYPE
-ffffffff8274b050 r egre_tree_RBT_INFO
-ffffffff8274b068 R egre_tree_RBT_TYPE
-ffffffff8274b070 r nvgre_ucast_tree_RBT_INFO
-ffffffff8274b088 R nvgre_ucast_tree_RBT_TYPE
-ffffffff8274b090 r nvgre_mcast_tree_RBT_INFO
-ffffffff8274b0a8 R nvgre_mcast_tree_RBT_TYPE
-ffffffff8274b0b0 r eoip_tree_RBT_INFO
-ffffffff8274b0c8 R eoip_tree_RBT_TYPE
-ffffffff8274b0d0 r nvgre_etherbridge_ops
-ffffffff8274c000 r trunk_protos
-ffffffff8274d000 R ethermulticastaddr_slowprotocols
-ffffffff8274d006 R lacp_info_tlv_template
-ffffffff8274d00e R marker_info_tlv_template
-ffffffff8274d012 R marker_response_tlv_template
-ffffffff8274d020 R lacp_timer_funcs
-ffffffff8274e000 r lacp_rxm_state_names
-ffffffff8274e040 r lacp_rxm_event_names
-ffffffff8274e090 r aggr_port_selected_names
-ffffffff8274e0b0 r lacp_mux_state_names
-ffffffff8274e0e0 r lacp_mux_event_names
-ffffffff8274e128 r lacp_address_slow
-ffffffff8274f000 r tpmr_pf_ipv4
-ffffffff8274f018 r tpmr_pf_ipv6
-ffffffff82750000 r bpe_tree_RBT_INFO
-ffffffff82750018 R bpe_tree_RBT_TYPE
-ffffffff82750020 r bpe_etherbridge_ops
-ffffffff82751000 R pppx_rd_filtops
-ffffffff82751030 R pppx_wr_filtops
-ffffffff82751060 r pppx_ifs_RBT_INFO
-ffffffff82751078 R pppx_ifs_RBT_TYPE
-ffffffff82751080 r pppac_rd_filtops
-ffffffff827510b0 r pppac_wr_filtops
-ffffffff82752000 r vxlan_peers_RBT_INFO
-ffffffff82752018 R vxlan_peers_RBT_TYPE
-ffffffff82752020 r vxlan_etherbridge_ops
-ffffffff82753000 R stoeplitz_cache
-ffffffff82754000 R ieee80211_std_rateset_11a
-ffffffff82754010 R ieee80211_std_rateset_11b
-ffffffff82754020 R ieee80211_std_rateset_11g
-ffffffff82754030 R ieee80211_std_ratesets_11n
-ffffffff827543b0 R ieee80211_std_ratesets_11ac
-ffffffff827546b0 r ieee80211_setbasicrates.basic
-ffffffff82754710 r ieee80211_setmode.chanflags
-ffffffff82754730 r ieee80211_rate2media.rates
-ffffffff827548c0 r ieee80211_media2rate.ieeerates
-ffffffff82755000 r Sbox
-ffffffff82757000 r ieee80211_ioctl.empty_macaddr
-ffffffff82758000 r ieee80211_find_rxnode.zero
-ffffffff82758008 r ieee80211_tree_RBT_INFO
-ffffffff82758020 R ieee80211_tree_RBT_TYPE
-ffffffff82758028 r ieee80211_ess_tree_RBT_INFO
-ffffffff82758040 R ieee80211_ess_tree_RBT_TYPE
-ffffffff82758048 r ieee80211_do_slow_print.merge_print_intvl
-ffffffff82759020 R ieee80211_edca_table
-ffffffff827590e0 R ieee80211_qap_edca_table
-ffffffff8275a000 R ieee80211_mgt_subtype_name
-ffffffff8275a080 R ieee80211_state_name
-ffffffff8275a0b0 R ieee80211_phymode_name
-ffffffff8275b000 r ieee80211_r_ctry
-ffffffff8275bae0 r ieee80211_r_names
-ffffffff8275bf80 r ieee80211_r_map
-ffffffff8275d000 R zeroin_addr
-ffffffff8275e000 R inetdomain
-ffffffff8275e050 R inetsw
-ffffffff8275f000 R divertctl_vars
-ffffffff8275f030 R divert_usrreqs
-ffffffff82760000 R icmpctl_vars
-ffffffff82761000 R ipctl_vars
-ffffffff82761150 R inetctlerrmap
-ffffffff82762000 R rip_usrreqs
-ffffffff82763000 R tcp_timer_funcs
-ffffffff82764000 R tcp_usrreqs
-ffffffff827640a0 R tcp6_usrreqs
-ffffffff82764140 R tcpctl_vars
-ffffffff82765000 R udp_usrreqs
-ffffffff827650a0 R udp6_usrreqs
-ffffffff82765140 R udpctl_vars
-ffffffff82766000 R gre_usrreqs
-ffffffff82767000 r ipsec_ids_tree_RBT_INFO
-ffffffff82767018 R ipsec_ids_tree_RBT_TYPE
-ffffffff82767020 r ipsec_ids_flows_RBT_INFO
-ffffffff82767038 R ipsec_ids_flows_RBT_TYPE
-ffffffff82767040 R xformsw
-ffffffff82767158 R xformswNXFORMSW
-ffffffff82768000 R espctl_vars
-ffffffff82768050 R ahctl_vars
-ffffffff82768070 R ipcompctl_vars
-ffffffff82768090 R ipsecctl_vars
-ffffffff82769000 R ipseczeroes
-ffffffff8276a000 r carp_set_state.carp_states
-ffffffff8276b000 r Rcon
-ffffffff8276c000 r Te2
-ffffffff8276c400 r Te3
-ffffffff8276c800 r Te0
-ffffffff8276cc00 r Te1
-ffffffff8276d000 r rcon
-ffffffff8276d030 r Td0
-ffffffff8276d430 r Td1
-ffffffff8276d830 r Td2
-ffffffff8276dc30 r Td3
-ffffffff8276e030 r Td4
-ffffffff82770000 r K256
-ffffffff82770100 r sha512_initial_hash_value
-ffffffff82770140 r K512
-ffffffff827703c0 r sha384_initial_hash_value
-ffffffff82771000 r Blowfish_initstate.initstate
-ffffffff82773000 r cast_sbox1
-ffffffff82773400 r cast_sbox2
-ffffffff82773800 r cast_sbox3
-ffffffff82773c00 r cast_sbox4
-ffffffff82774000 r cast_sbox5
-ffffffff82774400 r cast_sbox6
-ffffffff82774800 r cast_sbox7
-ffffffff82774c00 r cast_sbox8
-ffffffff82775000 r des_SPtrans
-ffffffff82776000 r des_skb
-ffffffff82776800 r odd_parity
-ffffffff82777000 R hmac_ipad_buffer
-ffffffff82777080 R hmac_opad_buffer
-ffffffff82778000 R enc_xform_3des
-ffffffff82778040 R enc_xform_blf
-ffffffff82778080 R enc_xform_cast5
-ffffffff827780c0 R enc_xform_aes
-ffffffff82778100 R enc_xform_aes_ctr
-ffffffff82778140 R enc_xform_aes_gcm
-ffffffff82778180 R enc_xform_aes_gmac
-ffffffff827781c0 R enc_xform_aes_xts
-ffffffff82778200 R enc_xform_chacha20_poly1305
-ffffffff82778240 R enc_xform_null
-ffffffff82778280 R auth_hash_hmac_md5_96
-ffffffff827782c8 R auth_hash_hmac_sha1_96
-ffffffff82778310 R auth_hash_hmac_ripemd_160_96
-ffffffff82778358 R auth_hash_hmac_sha2_256_128
-ffffffff827783a0 R auth_hash_hmac_sha2_384_192
-ffffffff827783e8 R auth_hash_hmac_sha2_512_256
-ffffffff82778430 R auth_hash_gmac_aes_128
-ffffffff82778478 R auth_hash_gmac_aes_192
-ffffffff827784c0 R auth_hash_gmac_aes_256
-ffffffff82778508 R auth_hash_chacha20_poly1305
-ffffffff82778550 R comp_algo_deflate
-ffffffff82779000 r IV
-ffffffff8277a000 r idgen32_ftable
-ffffffff8277b000 r Chacha20_Poly1305_Update.zeroes
-ffffffff8277b010 r pad0
-ffffffff8277c000 r null_point
-ffffffff8277c020 r base_point
-ffffffff8277d000 R mplsdomain
-ffffffff8277e000 R mplsctl_vars
-ffffffff8277f000 r nfs_nodetree_RBT_INFO
-ffffffff8277f018 R nfs_nodetree_RBT_TYPE
-ffffffff82780000 r nfsread_filtops
-ffffffff82780030 r nfswrite_filtops
-ffffffff82780060 r nfsvnode_filtops
-ffffffff82781000 r nfsrv_v3errmap
-ffffffff827810b0 r nfsrv_v2errmap
-ffffffff82782000 R nfs_vfsops
-ffffffff82783000 R nfs_vops
-ffffffff82783110 R nfs_specvops
-ffffffff82783220 R nfs_fifovops
-ffffffff82784000 r fserr_interval
-ffffffff82785000 R around
-ffffffff82785030 R inside
-ffffffff82785060 R fragtbl124
-ffffffff82785160 R fragtbl8
-ffffffff82786000 R ffs_vfsops
-ffffffff82786070 R sbtry
-ffffffff82786080 R ffs_vars
-ffffffff82787000 R ffs_vops
-ffffffff82787110 R ffs_specvops
-ffffffff82787220 R ffs_fifovops
-ffffffff82789000 R mfs_vfsops
-ffffffff8278a000 R mfs_vops
-ffffffff8278b000 r quotatypes
-ffffffff8278c000 R ufsread_filtops
-ffffffff8278c030 R ufswrite_filtops
-ffffffff8278c060 R ufsvnode_filtops
-ffffffff8278e000 R ext2fs_vfsops
-ffffffff8278e070 r incompat
-ffffffff8278f000 R ext2fs_vops
-ffffffff8278f110 R ext2fs_specvops
-ffffffff8278f220 R ext2fs_fifovops
-ffffffff82790000 R uaddr_kernel_functions
-ffffffff82790030 R uaddr_rnd_functions
-ffffffff82790060 R uaddr_bestfit_functions
-ffffffff82790090 R uaddr_pivot_functions
-ffffffff827900c0 R uaddr_stack_brk_functions
-ffffffff827900f0 r uaddr_free_rbtree_RBT_INFO
-ffffffff82790108 R uaddr_free_rbtree_RBT_TYPE
-ffffffff82791000 R aobj_pager
-ffffffff82792000 R uvm_deviceops
-ffffffff82793000 R kv_any
-ffffffff82793018 R kv_intrsafe
-ffffffff82793030 R kv_page
-ffffffff82793048 R kp_dirty
-ffffffff82793070 R kp_dma
-ffffffff82793098 R kp_dma_contig
-ffffffff827930c0 R kp_dma_zero
-ffffffff827930e8 R kp_zero
-ffffffff82793110 R kp_pageable
-ffffffff82793138 R kp_none
-ffffffff82793160 R kd_waitok
-ffffffff82793178 R kd_nowait
-ffffffff82793190 R kd_trylock
-ffffffff82794000 R vmmapbsy
-ffffffff82794010 r page_flagbits
-ffffffff827940a8 r uvm_map_addr_RBT_INFO
-ffffffff827940c0 R uvm_map_addr_RBT_TYPE
-ffffffff82795000 R pmap_pager
-ffffffff82795048 R bufcache_pager
-ffffffff82796000 r uvm_objtree_RBT_INFO
-ffffffff82796018 R uvm_objtree_RBT_TYPE
-ffffffff82797000 r uvm_pmr_addr_RBT_INFO
-ffffffff82797018 R uvm_pmr_addr_RBT_TYPE
-ffffffff82797020 r uvm_pmr_size_RBT_INFO
-ffffffff82797038 R uvm_pmr_size_RBT_TYPE
-ffffffff82797040 r uvm_pmemrange_addr_RBT_INFO
-ffffffff82797058 R uvm_pmemrange_addr_RBT_TYPE
-ffffffff82798000 R uvm_vnodeops
-ffffffff82798048 r uvn_flush.interval
-ffffffff82799000 R zeroin6_addr
-ffffffff8279a000 R in6addr_any
-ffffffff8279a010 R in6addr_loopback
-ffffffff8279a020 R in6addr_intfacelocal_allnodes
-ffffffff8279a030 R in6addr_linklocal_allnodes
-ffffffff8279a040 R in6addr_linklocal_allrouters
-ffffffff8279a050 R in6mask0
-ffffffff8279a060 R in6mask32
-ffffffff8279a070 R in6mask64
-ffffffff8279a080 R in6mask96
-ffffffff8279a090 R in6mask128
-ffffffff8279a0a0 R sa6_any
-ffffffff8279b000 R divert6ctl_vars
-ffffffff8279b030 R divert6_usrreqs
-ffffffff8279c000 R inet6domain
-ffffffff8279c050 R inet6sw
-ffffffff8279d000 R icmpv6ctl_vars
-ffffffff8279e000 R inet6ctlerrmap
-ffffffff8279e020 R ipv6ctl_vars
-ffffffff8279f000 R rip6_usrreqs
-ffffffff827a0000 R pfkey_addr
-ffffffff827a0010 R pfkeyv2_usrreqs
-ffffffff827a00b0 R pfkeydomain
-ffffffff827a0100 R pfkeysw
-ffffffff827a0160 r ealgs
-ffffffff827a0190 r aalgs
-ffffffff827a01c0 r calgs
-ffffffff827a1000 R sadb_exts_allowed_out
-ffffffff827a1090 R sadb_exts_required_out
-ffffffff827a3000 r opc82_byte_operation
-ffffffff827a3040 r opc83_long_operation
-ffffffff827a3080 r opc83_word_operation
-ffffffff827a30c0 r opcD0_byte_operation
-ffffffff827a3100 r opcD1_long_operation
-ffffffff827a3140 r opcD1_word_operation
-ffffffff827a4000 r crc_table
-ffffffff827a4400 r crc_braid_table
-ffffffff827a6400 r x2n_table
-ffffffff827a7000 r inflateBack.order
-ffffffff827a7030 r fixedtables.lenfix
-ffffffff827a7830 r fixedtables.distfix
-ffffffff827a8000 r inflate.order
+ffffffff82236130 t to_dal_irq_source_dcn315
+ffffffff82237000 T dal_irq_service_dcn32_create
+ffffffff82237080 t hpd_ack
+ffffffff82237130 t to_dal_irq_source_dcn32
+ffffffff82238000 T dal_irq_service_construct
+ffffffff82238070 T dal_irq_service_destroy
+ffffffff82238100 T dal_irq_service_set_generic
+ffffffff82238180 T dal_irq_service_set
+ffffffff822382a0 T dal_irq_service_ack
+ffffffff82238390 T dal_irq_service_ack_generic
+ffffffff82238400 T dal_irq_service_to_irq_source
+ffffffff82239000 T dp_trace_init
+ffffffff822390a0 T dp_trace_reset
+ffffffff82239130 T dc_dp_trace_is_initialized
+ffffffff82239160 T dp_trace_detect_lt_init
+ffffffff822391b0 T dp_trace_commit_lt_init
+ffffffff82239200 T dp_trace_link_loss_increment
+ffffffff82239230 T dp_trace_lt_fail_count_update
+ffffffff82239270 T dp_trace_lt_total_count_increment
+ffffffff822392b0 T dc_dp_trace_set_is_logged_flag
+ffffffff822392f0 T dc_dp_trace_is_logged
+ffffffff82239330 T dp_trace_lt_result_update
+ffffffff82239370 T dp_trace_set_lt_start_timestamp
+ffffffff82239450 T dp_trace_set_lt_end_timestamp
+ffffffff82239530 T dc_dp_trace_get_lt_end_timestamp
+ffffffff82239570 T dc_dp_trace_get_lt_counts
+ffffffff822395b0 T dc_dp_trace_get_link_loss_count
+ffffffff822395e0 T dp_trace_set_edp_power_timestamp
+ffffffff822396c0 T dp_trace_get_edp_poweron_timestamp
+ffffffff822396f0 T dp_trace_get_edp_poweroff_timestamp
+ffffffff8223a000 T set_dio_throttled_vcp_size
+ffffffff8223a020 T setup_dio_stream_encoder
+ffffffff8223a0e0 T reset_dio_stream_encoder
+ffffffff8223a1a0 T setup_dio_stream_attribute
+ffffffff8223a320 T enable_dio_dp_link_output
+ffffffff8223a390 T disable_dio_link_output
+ffffffff8223a3d0 T set_dio_dp_link_test_pattern
+ffffffff8223a410 T set_dio_dp_lane_settings
+ffffffff8223a450 T can_use_dio_link_hwss
+ffffffff8223a490 T get_dio_link_hwss
+ffffffff8223a4c0 t update_dio_stream_allocation_table
+ffffffff8223b000 T can_use_dpia_link_hwss
+ffffffff8223b050 T get_dpia_link_hwss
+ffffffff8223b080 t update_dpia_stream_allocation_table
+ffffffff8223c000 T can_use_hpo_dp_link_hwss
+ffffffff8223c030 T get_hpo_dp_link_hwss
+ffffffff8223c060 t set_hpo_dp_hblank_min_symbol_width
+ffffffff8223c130 t set_hpo_dp_throttled_vcp_size
+ffffffff8223c160 t enable_hpo_dp_link_output
+ffffffff8223c290 t set_hpo_dp_link_test_pattern
+ffffffff8223c2d0 t set_hpo_dp_lane_settings
+ffffffff8223c300 t update_hpo_dp_stream_allocation_table
+ffffffff8223c320 t setup_hpo_dp_stream_encoder
+ffffffff8223c4a0 t reset_hpo_dp_stream_encoder
+ffffffff8223c590 t setup_hpo_dp_stream_attribute
+ffffffff8223c5f0 t disable_hpo_dp_link_output
+ffffffff8223d000 T virtual_link_encoder_construct
+ffffffff8223d060 t virtual_link_encoder_validate_output_with_stream
+ffffffff8223d090 t virtual_link_encoder_hw_init
+ffffffff8223d0c0 t virtual_link_encoder_setup
+ffffffff8223d0f0 t virtual_link_encoder_enable_tmds_output
+ffffffff8223d120 t virtual_link_encoder_enable_dp_output
+ffffffff8223d150 t virtual_link_encoder_enable_dp_mst_output
+ffffffff8223d180 t virtual_link_encoder_disable_output
+ffffffff8223d1b0 t virtual_link_encoder_dp_set_lane_settings
+ffffffff8223d1e0 t virtual_link_encoder_dp_set_phy_pattern
+ffffffff8223d210 t virtual_link_encoder_update_mst_stream_allocation_table
+ffffffff8223d240 t virtual_link_encoder_connect_dig_be_to_fe
+ffffffff8223d270 t virtual_link_encoder_destroy
+ffffffff8223d2c0 t virtual_link_encoder_get_max_link_cap
+ffffffff8223e000 T virtual_setup_stream_encoder
+ffffffff8223e030 T virtual_setup_stream_attribute
+ffffffff8223e060 T virtual_reset_stream_encoder
+ffffffff8223e090 T get_virtual_link_hwss
+ffffffff8223e0c0 t virtual_disable_link_output
+ffffffff8223f000 T virtual_stream_encoder_construct
+ffffffff8223f050 T virtual_stream_encoder_create
+ffffffff8223f110 t virtual_stream_encoder_dp_set_stream_attribute
+ffffffff8223f140 t virtual_stream_encoder_hdmi_set_stream_attribute
+ffffffff8223f170 t virtual_stream_encoder_dvi_set_stream_attribute
+ffffffff8223f1a0 t virtual_stream_encoder_set_throttled_vcp_size
+ffffffff8223f1d0 t virtual_stream_encoder_update_hdmi_info_packets
+ffffffff8223f200 t virtual_stream_encoder_stop_hdmi_info_packets
+ffffffff8223f230 t virtual_stream_encoder_update_dp_info_packets
+ffffffff8223f260 t virtual_stream_encoder_stop_dp_info_packets
+ffffffff8223f290 t virtual_stream_encoder_dp_blank
+ffffffff8223f2c0 t virtual_stream_encoder_dp_unblank
+ffffffff8223f2f0 t virtual_audio_mute_control
+ffffffff8223f320 t virtual_setup_stereo_sync
+ffffffff8223f350 t virtual_stream_encoder_set_avmute
+ffffffff8223f380 t virtual_dig_connect_to_otg
+ffffffff8223f3b0 t virtual_stream_encoder_reset_hdmi_stream_attribute
+ffffffff8223f3e0 t virtual_stream_encoder_set_dsc_pps_info_packet
+ffffffff8223f410 t virtual_enc_dp_set_odm_combine
+ffffffff82240000 T dmub_dcn20_use_cached_inbox
+ffffffff82240040 T dmub_dcn20_reset
+ffffffff82240210 T dmub_dcn20_reset_release
+ffffffff822402e0 T dmub_dcn20_backdoor_load
+ffffffff82240590 T dmub_dcn20_setup_windows
+ffffffff82240b00 T dmub_dcn20_setup_mailbox
+ffffffff82240b60 T dmub_dcn20_get_inbox1_rptr
+ffffffff82240b90 T dmub_dcn20_set_inbox1_wptr
+ffffffff82240bc0 T dmub_dcn20_setup_out_mailbox
+ffffffff82240c20 T dmub_dcn20_get_outbox1_wptr
+ffffffff82240c50 T dmub_dcn20_set_outbox1_rptr
+ffffffff82240c80 T dmub_dcn20_setup_outbox0
+ffffffff82240cd0 T dmub_dcn20_get_outbox0_wptr
+ffffffff82240d00 T dmub_dcn20_set_outbox0_rptr
+ffffffff82240d30 T dmub_dcn20_is_hw_init
+ffffffff82240d90 T dmub_dcn20_is_supported
+ffffffff82240df0 T dmub_dcn20_set_gpint
+ffffffff82240e20 T dmub_dcn20_is_gpint_acked
+ffffffff82240e80 T dmub_dcn20_get_gpint_response
+ffffffff82240eb0 T dmub_dcn20_get_fw_boot_status
+ffffffff82240ee0 T dmub_dcn20_enable_dmub_boot_options
+ffffffff82240f10 T dmub_dcn20_skip_dmub_panel_power_sequence
+ffffffff82240f70 T dmub_dcn20_get_current_time
+ffffffff82240fa0 T dmub_dcn20_get_diagnostic_data
+ffffffff82242000 T dmub_dcn21_is_phy_init
+ffffffff82243000 T dmub_dcn30_backdoor_load
+ffffffff82243260 T dmub_dcn30_setup_windows
+ffffffff82244000 T dmub_dcn31_reset
+ffffffff82244280 T dmub_dcn31_reset_release
+ffffffff82244350 T dmub_dcn31_backdoor_load
+ffffffff822445b0 T dmub_dcn31_setup_windows
+ffffffff822448f0 T dmub_dcn31_setup_mailbox
+ffffffff82244940 T dmub_dcn31_get_inbox1_rptr
+ffffffff82244970 T dmub_dcn31_set_inbox1_wptr
+ffffffff822449a0 T dmub_dcn31_setup_out_mailbox
+ffffffff822449f0 T dmub_dcn31_get_outbox1_wptr
+ffffffff82244a20 T dmub_dcn31_set_outbox1_rptr
+ffffffff82244a50 T dmub_dcn31_is_hw_init
+ffffffff82244ad0 T dmub_dcn31_is_supported
+ffffffff82244b30 T dmub_dcn31_set_gpint
+ffffffff82244b60 T dmub_dcn31_is_gpint_acked
+ffffffff82244bc0 T dmub_dcn31_get_gpint_response
+ffffffff82244bf0 T dmub_dcn31_get_gpint_dataout
+ffffffff82244d10 T dmub_dcn31_get_fw_boot_status
+ffffffff82244d40 T dmub_dcn31_enable_dmub_boot_options
+ffffffff82244dc0 T dmub_dcn31_skip_dmub_panel_power_sequence
+ffffffff82244e20 T dmub_dcn31_setup_outbox0
+ffffffff82244e70 T dmub_dcn31_get_outbox0_wptr
+ffffffff82244ea0 T dmub_dcn31_set_outbox0_rptr
+ffffffff82244ed0 T dmub_dcn31_get_current_time
+ffffffff82244f00 T dmub_dcn31_get_diagnostic_data
+ffffffff822453a0 T dmub_dcn31_should_detect
+ffffffff82246000 T dmub_dcn32_reset
+ffffffff82246200 T dmub_dcn32_reset_release
+ffffffff822462d0 T dmub_dcn32_backdoor_load
+ffffffff82246530 T dmub_dcn32_backdoor_load_zfb_mode
+ffffffff82246720 T dmub_dcn32_setup_windows
+ffffffff82246a60 T dmub_dcn32_setup_mailbox
+ffffffff82246ab0 T dmub_dcn32_get_inbox1_rptr
+ffffffff82246ae0 T dmub_dcn32_set_inbox1_wptr
+ffffffff82246b10 T dmub_dcn32_setup_out_mailbox
+ffffffff82246b60 T dmub_dcn32_get_outbox1_wptr
+ffffffff82246b90 T dmub_dcn32_set_outbox1_rptr
+ffffffff82246bc0 T dmub_dcn32_is_hw_init
+ffffffff82246c40 T dmub_dcn32_is_supported
+ffffffff82246ca0 T dmub_dcn32_set_gpint
+ffffffff82246cd0 T dmub_dcn32_is_gpint_acked
+ffffffff82246d30 T dmub_dcn32_get_gpint_response
+ffffffff82246d60 T dmub_dcn32_get_gpint_dataout
+ffffffff82246e80 T dmub_dcn32_get_fw_boot_status
+ffffffff82246eb0 T dmub_dcn32_enable_dmub_boot_options
+ffffffff82246ee0 T dmub_dcn32_skip_dmub_panel_power_sequence
+ffffffff82246f40 T dmub_dcn32_setup_outbox0
+ffffffff82246f90 T dmub_dcn32_get_outbox0_wptr
+ffffffff82246fc0 T dmub_dcn32_set_outbox0_rptr
+ffffffff82246ff0 T dmub_dcn32_get_current_time
+ffffffff82247020 T dmub_dcn32_get_diagnostic_data
+ffffffff822474c0 T dmub_dcn32_configure_dmub_in_system_memory
+ffffffff822474f0 T dmub_dcn32_send_inbox0_cmd
+ffffffff82247520 T dmub_dcn32_clear_inbox0_ack_register
+ffffffff82247550 T dmub_dcn32_read_inbox0_ack_register
+ffffffff82248000 T dmub_reg_update
+ffffffff82248170 T dmub_reg_set
+ffffffff822482d0 T dmub_reg_get
+ffffffff82249000 T dmub_flush_buffer_mem
+ffffffff82249030 T dmub_srv_create
+ffffffff82249560 T dmub_srv_destroy
+ffffffff82249580 T dmub_srv_calc_region_info
+ffffffff822497f0 T dmub_srv_calc_fb_info
+ffffffff82249990 T dmub_srv_has_hw_support
+ffffffff82249a00 T dmub_srv_is_hw_init
+ffffffff82249a80 T dmub_srv_hw_init
+ffffffff82249ed0 T dmub_srv_hw_reset
+ffffffff82249f60 T dmub_srv_cmd_queue
+ffffffff8224a070 T dmub_srv_cmd_execute
+ffffffff8224a130 T dmub_srv_wait_for_auto_load
+ffffffff8224a1d0 T dmub_srv_wait_for_phy_init
+ffffffff8224a280 T dmub_srv_wait_for_idle
+ffffffff8224a330 T dmub_srv_send_gpint_command
+ffffffff8224a420 T dmub_srv_get_gpint_response
+ffffffff8224a480 T dmub_srv_get_gpint_dataout
+ffffffff8224a4e0 T dmub_srv_get_fw_boot_status
+ffffffff8224a550 T dmub_srv_cmd_with_reply_data
+ffffffff8224a7c0 T dmub_srv_get_outbox0_msg
+ffffffff8224a860 T dmub_srv_get_diagnostic_data
+ffffffff8224a8c0 T dmub_srv_should_detect
+ffffffff8224a910 T dmub_srv_clear_inbox0_ack
+ffffffff8224a960 T dmub_srv_wait_for_inbox0_ack
+ffffffff8224a9f0 T dmub_srv_send_inbox0_cmd
+ffffffff8224b000 T dmub_srv_stat_get_notification
+ffffffff8224c000 T setup_x_points_distribution
+ffffffff8224c170 T log_x_points_distribution
+ffffffff8224c1a0 T precompute_pq
+ffffffff8224c370 t compute_pq
+ffffffff8224c580 T precompute_de_pq
+ffffffff8224c6e0 t compute_de_pq
+ffffffff8224c9a0 T calculate_user_regamma_coeff
+ffffffff8224cd70 t apply_lut_1d
+ffffffff8224d0a0 T calculate_user_regamma_ramp
+ffffffff8224d9e0 T mod_color_calculate_degamma_params
+ffffffff8224dfb0 t build_evenly_distributed_points
+ffffffff8224e130 t scale_gamma
+ffffffff8224e2e0 t build_degamma
+ffffffff8224e6b0 t build_hlg_degamma
+ffffffff8224e8d0 t map_regamma_hw_to_x_user
+ffffffff8224f030 T mod_color_calculate_regamma_params
+ffffffff822511a0 T mod_color_calculate_degamma_curve
+ffffffff82251660 t translate_from_linear_space
+ffffffff822519a0 t build_coefficients
+ffffffff82251b20 t calculate_mapped_value
+ffffffff82252000 T mod_color_is_table_init
+ffffffff82252050 T mod_color_get_table
+ffffffff822520a0 T mod_color_set_table_init_state
+ffffffff82253000 T mod_freesync_create
+ffffffff82253070 T mod_freesync_destroy
+ffffffff822530b0 T mod_freesync_calc_v_total_from_refresh
+ffffffff82253140 T mod_freesync_get_vmin_vmax
+ffffffff82253180 T mod_freesync_get_v_position
+ffffffff82253200 T mod_freesync_build_vrr_infopacket
+ffffffff82253950 T mod_freesync_build_vrr_params
+ffffffff82253cd0 T mod_freesync_calc_nominal_field_rate
+ffffffff82253d30 T mod_freesync_handle_preflip
+ffffffff82254150 T mod_freesync_handle_v_update
+ffffffff82254610 T mod_freesync_get_settings
+ffffffff82254680 T mod_freesync_calc_field_rate_from_timing
+ffffffff822546d0 T mod_freesync_get_freesync_enabled
+ffffffff82254700 T mod_freesync_is_valid_range
+ffffffff82255000 T mod_build_vsc_infopacket
+ffffffff82255200 T mod_build_hf_vsif_infopacket
+ffffffff82256000 T dmub_init_abm_config
+ffffffff82256540 t fill_iram_v_2_3
+ffffffff822569a0 T dmcu_load_iram
+ffffffff82257180 T is_psr_su_specific_panel
+ffffffff82257210 T mod_power_calc_psr_configs
+ffffffff82257310 T mod_power_only_edp
+ffffffff82257360 T psr_su_set_y_granularity
+ffffffff82258000 T mod_vmid_get_for_ptb
+ffffffff82258230 T mod_vmid_reset
+ffffffff822582f0 T mod_vmid_create
+ffffffff82258430 T mod_vmid_destroy
+ffffffff82259000 T amdgpu_dpm_get_sclk
+ffffffff82259090 T amdgpu_dpm_get_mclk
+ffffffff82259120 T amdgpu_dpm_set_powergating_by_smu
+ffffffff82259200 T amdgpu_dpm_set_gfx_power_up_by_imu
+ffffffff82259310 T amdgpu_dpm_baco_enter
+ffffffff822593a0 T amdgpu_dpm_baco_exit
+ffffffff82259430 T amdgpu_dpm_set_mp1_state
+ffffffff822594d0 T amdgpu_dpm_is_baco_supported
+ffffffff82259580 T amdgpu_dpm_mode2_reset
+ffffffff82259610 T amdgpu_dpm_baco_reset
+ffffffff822596c0 T amdgpu_dpm_is_mode1_reset_supported
+ffffffff82259730 T amdgpu_dpm_mode1_reset
+ffffffff822597b0 T amdgpu_dpm_switch_power_profile
+ffffffff82259860 T amdgpu_dpm_set_xgmi_pstate
+ffffffff82259900 T amdgpu_dpm_set_df_cstate
+ffffffff822599a0 T amdgpu_dpm_allow_xgmi_power_down
+ffffffff82259a20 T amdgpu_dpm_enable_mgpu_fan_boost
+ffffffff82259ab0 T amdgpu_dpm_set_clockgating_by_smu
+ffffffff82259b50 T amdgpu_dpm_smu_i2c_bus_access
+ffffffff82259bf0 T amdgpu_pm_acpi_event_handler
+ffffffff82259cb0 T amdgpu_dpm_read_sensor
+ffffffff82259d70 T amdgpu_dpm_compute_clocks
+ffffffff82259e50 T amdgpu_dpm_enable_uvd
+ffffffff8225a040 T amdgpu_dpm_enable_vce
+ffffffff8225a230 T amdgpu_dpm_enable_jpeg
+ffffffff8225a330 T amdgpu_pm_load_smu_firmware
+ffffffff8225a3e0 T amdgpu_dpm_handle_passthrough_sbr
+ffffffff8225a460 T amdgpu_dpm_send_hbm_bad_pages_num
+ffffffff8225a4e0 T amdgpu_dpm_send_hbm_bad_channel_flag
+ffffffff8225a560 T amdgpu_dpm_get_dpm_freq_range
+ffffffff8225a600 T amdgpu_dpm_set_soft_freq_range
+ffffffff8225a6a0 T amdgpu_dpm_write_watermarks_table
+ffffffff8225a720 T amdgpu_dpm_wait_for_event
+ffffffff8225a7b0 T amdgpu_dpm_set_residency_gfxoff
+ffffffff8225a830 T amdgpu_dpm_get_residency_gfxoff
+ffffffff8225a8b0 T amdgpu_dpm_get_entrycount_gfxoff
+ffffffff8225a930 T amdgpu_dpm_get_status_gfxoff
+ffffffff8225a9b0 T amdgpu_dpm_get_thermal_throttling_counter
+ffffffff8225aa00 T amdgpu_dpm_gfx_state_change
+ffffffff8225aa70 T amdgpu_dpm_get_ecc_info
+ffffffff8225aaf0 T amdgpu_dpm_get_vce_clock_state
+ffffffff8225ab80 T amdgpu_dpm_get_current_power_state
+ffffffff8225abf0 T amdgpu_dpm_set_power_state
+ffffffff8225ad50 T amdgpu_dpm_dispatch_task
+ffffffff8225adf0 T amdgpu_dpm_get_performance_level
+ffffffff8225ae80 T amdgpu_dpm_force_performance_level
+ffffffff8225b060 T amdgpu_dpm_get_pp_num_states
+ffffffff8225b0f0 T amdgpu_dpm_get_pp_table
+ffffffff8225b180 T amdgpu_dpm_set_fine_grain_clk_vol
+ffffffff8225b220 T amdgpu_dpm_odn_edit_dpm_table
+ffffffff8225b2c0 T amdgpu_dpm_print_clock_levels
+ffffffff8225b350 T amdgpu_dpm_emit_clock_levels
+ffffffff8225b3f0 T amdgpu_dpm_set_ppfeature_status
+ffffffff8225b480 T amdgpu_dpm_get_ppfeature_status
+ffffffff8225b510 T amdgpu_dpm_force_clock_level
+ffffffff8225b5a0 T amdgpu_dpm_get_sclk_od
+ffffffff8225b620 T amdgpu_dpm_set_sclk_od
+ffffffff8225b7a0 T amdgpu_dpm_get_mclk_od
+ffffffff8225b820 T amdgpu_dpm_set_mclk_od
+ffffffff8225b9a0 T amdgpu_dpm_get_power_profile_mode
+ffffffff8225ba30 T amdgpu_dpm_set_power_profile_mode
+ffffffff8225bad0 T amdgpu_dpm_get_gpu_metrics
+ffffffff8225bb60 T amdgpu_dpm_get_fan_control_mode
+ffffffff8225bbf0 T amdgpu_dpm_set_fan_speed_pwm
+ffffffff8225bc80 T amdgpu_dpm_get_fan_speed_pwm
+ffffffff8225bd10 T amdgpu_dpm_get_fan_speed_rpm
+ffffffff8225bda0 T amdgpu_dpm_set_fan_speed_rpm
+ffffffff8225be30 T amdgpu_dpm_set_fan_control_mode
+ffffffff8225bec0 T amdgpu_dpm_get_power_limit
+ffffffff8225bf70 T amdgpu_dpm_set_power_limit
+ffffffff8225c000 T amdgpu_dpm_is_cclk_dpm_supported
+ffffffff8225c070 T amdgpu_dpm_debugfs_print_current_performance_level
+ffffffff8225c100 T amdgpu_dpm_get_smu_prv_buf_details
+ffffffff8225c1a0 T amdgpu_dpm_is_overdrive_supported
+ffffffff8225c210 T amdgpu_dpm_set_pp_table
+ffffffff8225c2b0 T amdgpu_dpm_get_num_cpu_cores
+ffffffff8225c300 T amdgpu_dpm_stb_debug_fs_init
+ffffffff8225c350 T amdgpu_dpm_display_configuration_change
+ffffffff8225c3e0 T amdgpu_dpm_get_clock_by_type
+ffffffff8225c480 T amdgpu_dpm_get_display_mode_validation_clks
+ffffffff8225c510 T amdgpu_dpm_get_clock_by_type_with_latency
+ffffffff8225c5b0 T amdgpu_dpm_get_clock_by_type_with_voltage
+ffffffff8225c650 T amdgpu_dpm_set_watermarks_for_clocks_ranges
+ffffffff8225c6e0 T amdgpu_dpm_display_clock_voltage_request
+ffffffff8225c770 T amdgpu_dpm_get_current_clocks
+ffffffff8225c800 T amdgpu_dpm_notify_smu_enable_pwe
+ffffffff8225c880 T amdgpu_dpm_set_active_display_count
+ffffffff8225c910 T amdgpu_dpm_set_min_deep_sleep_dcefclk
+ffffffff8225c9a0 T amdgpu_dpm_set_hard_min_dcefclk_by_freq
+ffffffff8225ca40 T amdgpu_dpm_set_hard_min_fclk_by_freq
+ffffffff8225cae0 T amdgpu_dpm_display_disable_memory_clock_switch
+ffffffff8225cb70 T amdgpu_dpm_get_max_sustainable_clocks_by_dc
+ffffffff8225cc00 T amdgpu_dpm_get_uclk_dpm_states
+ffffffff8225cca0 T amdgpu_dpm_get_dpm_clock_table
+ffffffff8225d000 T amdgpu_dpm_get_active_displays
+ffffffff8225d0a0 T amdgpu_dpm_get_vblank_time
+ffffffff8225d150 T amdgpu_dpm_get_vrefresh
+ffffffff8225e000 T amdgpu_pm_sysfs_init
+ffffffff8225e030 T amdgpu_pm_sysfs_fini
+ffffffff8225e060 T amdgpu_debugfs_pm_init
+ffffffff8225f000 T amdgpu_dpm_print_class_info
+ffffffff8225f2b0 T amdgpu_dpm_print_cap_info
+ffffffff8225f340 T amdgpu_dpm_print_ps_status
+ffffffff8225f3d0 T amdgpu_pm_print_power_states
+ffffffff8225f490 T amdgpu_get_platform_caps
+ffffffff8225f530 T amdgpu_parse_extended_power_table
+ffffffff82260540 T amdgpu_free_extended_power_table
+ffffffff82260650 T amdgpu_add_thermal_controller
+ffffffff82260a80 T amdgpu_get_vce_clock_state
+ffffffff82260ac0 T amdgpu_legacy_dpm_compute_clocks
+ffffffff82260f30 T amdgpu_dpm_thermal_work_handler
+ffffffff82262000 t pp_early_init
+ffffffff82262100 t pp_late_init
+ffffffff82262220 t pp_sw_init
+ffffffff82262240 t pp_sw_fini
+ffffffff822622d0 t pp_hw_init
+ffffffff82262330 t pp_hw_fini
+ffffffff82262370 t pp_late_fini
+ffffffff822623d0 t pp_suspend
+ffffffff822623f0 t pp_resume
+ffffffff82262410 t pp_is_idle
+ffffffff82262440 t pp_wait_for_idle
+ffffffff82262470 t pp_sw_reset
+ffffffff822624a0 t pp_set_clockgating_state
+ffffffff822624d0 t pp_set_powergating_state
+ffffffff82262500 t pp_dpm_set_fan_control_mode
+ffffffff82262570 t pp_dpm_get_fan_control_mode
+ffffffff822625e0 t pp_dpm_set_fan_speed_pwm
+ffffffff82262640 t pp_dpm_get_fan_speed_pwm
+ffffffff822626a0 t pp_dpm_force_clock_level
+ffffffff82262700 t pp_dpm_print_clock_levels
+ffffffff82262760 t pp_dpm_emit_clock_levels
+ffffffff822627c0 t pp_dpm_force_performance_level
+ffffffff82262860 t pp_dpm_get_sclk_od
+ffffffff822628c0 t pp_dpm_set_sclk_od
+ffffffff82262920 t pp_dpm_get_mclk_od
+ffffffff82262980 t pp_dpm_set_mclk_od
+ffffffff822629e0 t pp_dpm_read_sensor
+ffffffff82262a80 t pp_dpm_get_performance_level
+ffffffff82262ac0 t pp_dpm_get_current_power_state
+ffffffff82262b40 t pp_dpm_get_fan_speed_rpm
+ffffffff82262ba0 t pp_dpm_set_fan_speed_rpm
+ffffffff82262c00 t pp_dpm_get_pp_num_states
+ffffffff82262d40 t pp_dpm_get_pp_table
+ffffffff82262d90 t pp_dpm_set_pp_table
+ffffffff82262ec0 t pp_dpm_switch_power_profile
+ffffffff82263000 t pp_dpm_get_vce_clock_state
+ffffffff82263050 t pp_dpm_dispatch_tasks
+ffffffff82263090 t pp_dpm_load_fw
+ffffffff82263100 t pp_dpm_fw_loading_complete
+ffffffff82263130 t pp_set_powergating_by_smu
+ffffffff822632b0 t pp_set_clockgating_by_smu
+ffffffff82263320 t pp_set_power_limit
+ffffffff822633e0 t pp_get_power_limit
+ffffffff82263480 t pp_get_power_profile_mode
+ffffffff822634e0 t pp_set_power_profile_mode
+ffffffff82263540 t pp_set_fine_grain_clk_vol
+ffffffff822635a0 t pp_odn_edit_dpm_table
+ffffffff82263600 t pp_dpm_set_mp1_state
+ffffffff82263660 t pp_smu_i2c_bus_access
+ffffffff822636c0 t pp_gfx_state_change_set
+ffffffff82263720 t pp_dpm_get_sclk
+ffffffff82263770 t pp_dpm_get_mclk
+ffffffff822637c0 t pp_display_configuration_change
+ffffffff82263810 t pp_get_display_power_level
+ffffffff82263850 t pp_get_current_clocks
+ffffffff82263970 t pp_get_clock_by_type
+ffffffff822639c0 t pp_get_clock_by_type_with_latency
+ffffffff82263a10 t pp_get_clock_by_type_with_voltage
+ffffffff82263a60 t pp_set_watermarks_for_clocks_ranges
+ffffffff82263aa0 t pp_display_clock_voltage_request
+ffffffff82263ae0 t pp_get_display_mode_validation_clocks
+ffffffff82263b40 t pp_notify_smu_enable_pwe
+ffffffff82263ba0 t pp_enable_mgpu_fan_boost
+ffffffff82263c00 t pp_set_active_display_count
+ffffffff82263c40 t pp_set_hard_min_dcefclk_by_freq
+ffffffff82263ca0 t pp_set_hard_min_fclk_by_freq
+ffffffff82263d00 t pp_set_min_deep_sleep_dcefclk
+ffffffff82263d60 t pp_get_asic_baco_capability
+ffffffff82263dd0 t pp_get_asic_baco_state
+ffffffff82263e30 t pp_set_asic_baco_state
+ffffffff82263ea0 t pp_get_ppfeature_status
+ffffffff82263f00 t pp_set_ppfeature_status
+ffffffff82263f50 t pp_asic_reset_mode_2
+ffffffff82263fb0 t pp_set_df_cstate
+ffffffff82264010 t pp_set_xgmi_pstate
+ffffffff82264070 t pp_get_gpu_metrics
+ffffffff822640d0 t pp_get_prv_buffer_details
+ffffffff82264150 t pp_pm_compute_clocks
+ffffffff82265000 T ci_baco_set_state
+ffffffff82266000 T baco_program_registers
+ffffffff822660d0 t baco_cmd_handler
+ffffffff82266250 T soc15_baco_program_registers
+ffffffff82267000 T fiji_baco_set_state
+ffffffff82268000 T phm_setup_asic
+ffffffff82268050 T phm_power_down_asic
+ffffffff822680a0 T phm_set_power_state
+ffffffff82268110 T phm_enable_dynamic_state_management
+ffffffff822681c0 T phm_disable_dynamic_state_management
+ffffffff82268260 T phm_force_dpm_levels
+ffffffff822682b0 T phm_apply_state_adjust_rules
+ffffffff82268300 T phm_apply_clock_adjust_rules
+ffffffff82268350 T phm_powerdown_uvd
+ffffffff822683a0 T phm_disable_clock_power_gatings
+ffffffff822683f0 T phm_pre_display_configuration_changed
+ffffffff82268450 T phm_display_configuration_changed
+ffffffff822684b0 T phm_notify_smc_display_config_after_ps_adjustment
+ffffffff82268510 T phm_stop_thermal_controller
+ffffffff82268570 T phm_register_irq_handlers
+ffffffff822685c0 T phm_start_thermal_controller
+ffffffff82268700 T phm_check_smc_update_required_for_display_configuration
+ffffffff82268760 T phm_check_states_equal
+ffffffff822687b0 T phm_store_dal_configuration_data
+ffffffff82268900 T phm_get_dal_power_level
+ffffffff82268960 T phm_set_cpu_power_state
+ffffffff822689b0 T phm_get_performance_level
+ffffffff82268a10 T phm_get_clock_info
+ffffffff82268b90 T phm_get_current_shallow_sleep_clocks
+ffffffff82268be0 T phm_get_clock_by_type
+ffffffff82268c30 T phm_get_clock_by_type_with_latency
+ffffffff82268c80 T phm_get_clock_by_type_with_voltage
+ffffffff82268cd0 T phm_set_watermarks_for_clocks_ranges
+ffffffff82268d20 T phm_display_clock_voltage_request
+ffffffff82268d70 T phm_get_max_high_clocks
+ffffffff82268dc0 T phm_disable_smc_firmware_ctf
+ffffffff82268e20 T phm_set_active_display_count
+ffffffff82269000 T hwmgr_early_init
+ffffffff82269470 T hwmgr_sw_init
+ffffffff822694e0 T hwmgr_sw_fini
+ffffffff82269530 T hwmgr_hw_init
+ffffffff822696f0 T hwmgr_hw_fini
+ffffffff822697b0 T hwmgr_suspend
+ffffffff82269830 T hwmgr_resume
+ffffffff822698d0 T hwmgr_handle_task
+ffffffff8226a000 T polaris_baco_set_state
+ffffffff8226b000 T pp_override_get_default_fuse_value
+ffffffff8226c000 T psm_init_power_state_table
+ffffffff8226c2a0 T psm_fini_power_state_table
+ffffffff8226c360 T psm_set_boot_states
+ffffffff8226c420 T psm_set_performance_states
+ffffffff8226c4e0 T psm_set_user_performance_state
+ffffffff8226c580 T psm_adjust_power_state_dynamic
+ffffffff8226d000 T atomctrl_initialize_mc_reg_table
+ffffffff8226d210 T atomctrl_initialize_mc_reg_table_v2_2
+ffffffff8226d420 T atomctrl_set_engine_dram_timings_rv770
+ffffffff8226d490 T atomctrl_get_memory_pll_dividers_si
+ffffffff8226d570 T atomctrl_get_memory_pll_dividers_vi
+ffffffff8226d5f0 T atomctrl_get_memory_pll_dividers_ai
+ffffffff8226d6a0 T atomctrl_get_engine_pll_dividers_kong
+ffffffff8226d720 T atomctrl_get_engine_pll_dividers_vi
+ffffffff8226d7e0 T atomctrl_get_engine_pll_dividers_ai
+ffffffff8226d8c0 T atomctrl_get_dfs_pll_dividers_vi
+ffffffff8226d980 T atomctrl_get_reference_clock
+ffffffff8226d9e0 T atomctrl_is_voltage_controlled_by_gpio_v3
+ffffffff8226daa0 T atomctrl_get_voltage_table_v3
+ffffffff8226dc00 T atomctrl_get_pp_assign_pin
+ffffffff8226dcf0 T atomctrl_calculate_voltage_evv_on_sclk
+ffffffff8226e070 T atomctrl_get_voltage_evv_on_sclk
+ffffffff8226e0f0 T atomctrl_get_voltage_evv
+ffffffff8226e1a0 T atomctrl_get_mpll_reference_clock
+ffffffff8226e210 T atomctrl_is_asic_internal_ss_supported
+ffffffff8226e260 T atomctrl_get_memory_clock_spread_spectrum
+ffffffff8226e360 T atomctrl_get_engine_clock_spread_spectrum
+ffffffff8226e460 T atomctrl_read_efuse
+ffffffff8226e510 T atomctrl_set_ac_timing_ai
+ffffffff8226e570 T atomctrl_get_voltage_evv_on_sclk_ai
+ffffffff8226e5f0 T atomctrl_get_smc_sclk_range_table
+ffffffff8226e6b0 T atomctrl_get_vddc_shared_railinfo
+ffffffff8226e720 T atomctrl_get_avfs_information
+ffffffff8226e8a0 T atomctrl_get_svi2_info
+ffffffff8226e980 T atomctrl_get_leakage_id_from_efuse
+ffffffff8226e9e0 T atomctrl_get_leakage_vddc_base_on_leakage
+ffffffff8226eb80 T atomctrl_get_voltage_range
+ffffffff8226ec40 T atomctrl_get_edc_hilo_leakage_offset_table
+ffffffff8226ecc0 T atomctrl_get_edc_leakage_table
+ffffffff8226f000 T pp_atomfwctrl_is_voltage_controlled_by_gpio_v4
+ffffffff8226f0d0 T pp_atomfwctrl_get_voltage_table_v4
+ffffffff8226f290 T pp_atomfwctrl_get_pp_assign_pin
+ffffffff8226f370 T pp_atomfwctrl_enter_self_refresh
+ffffffff8226f3a0 T pp_atomfwctrl_get_gpu_pll_dividers_vega10
+ffffffff8226f450 T pp_atomfwctrl_get_avfs_information
+ffffffff8226f780 T pp_atomfwctrl_get_gpio_information
+ffffffff8226f820 T pp_atomfwctrl_get_clk_information_by_clkid
+ffffffff8226f8a0 T pp_atomfwctrl_get_vbios_bootup_values
+ffffffff8226fc20 T pp_atomfwctrl_get_smc_dpm_information
+ffffffff82270000 T encode_pcie_lane_width
+ffffffff82270030 T decode_pcie_lane_width
+ffffffff82271000 t pp_tables_v1_0_initialize
+ffffffff82272430 t pp_tables_v1_0_uninitialize
+ffffffff822725e0 T get_number_of_powerplay_table_entries_v1_0
+ffffffff82272690 T get_powerplay_table_entry_v1_0
+ffffffff82273000 T pp_tables_get_response_times
+ffffffff822730d0 T pp_tables_get_num_of_entries
+ffffffff82273190 T pp_tables_get_entry
+ffffffff822734f0 t init_non_clock_fields
+ffffffff82273670 t pp_tables_initialize
+ffffffff82274ad0 t pp_tables_uninitialize
+ffffffff82274cd0 t get_number_of_vce_state_table_entries
+ffffffff82274dd0 t get_vce_state_table_entry
+ffffffff82275000 T smu10_init_function_pointers
+ffffffff82275040 t smu10_hwmgr_backend_init
+ffffffff82275710 t smu10_hwmgr_backend_fini
+ffffffff82275850 t smu10_setup_asic_task
+ffffffff822758c0 t smu10_get_power_state_size
+ffffffff822758f0 t smu10_apply_state_adjust_rules
+ffffffff82275920 t smu10_dpm_force_dpm_level
+ffffffff82275ea0 t smu10_enable_dpm_tasks
+ffffffff82275f20 t smu10_disable_dpm_tasks
+ffffffff82275f50 t smu10_dpm_patch_boot_state
+ffffffff82275f80 t smu10_dpm_get_pp_table_entry
+ffffffff82275fe0 t smu10_dpm_get_num_of_pp_table_entries
+ffffffff82276030 t smu10_powergate_vcn
+ffffffff822760d0 t smu10_dpm_get_mclk
+ffffffff82276130 t smu10_dpm_get_sclk
+ffffffff82276180 t smu10_set_power_state_tasks
+ffffffff822761f0 t smu10_set_cpu_power_state
+ffffffff82276220 t smu10_store_cc6_data
+ffffffff82276290 t smu10_get_dal_power_level
+ffffffff822762c0 t smu10_get_performance_level
+ffffffff82276350 t smu10_get_current_shallow_sleep_clocks
+ffffffff822763b0 t smu10_get_clock_by_type_with_latency
+ffffffff82276500 t smu10_get_clock_by_type_with_voltage
+ffffffff82276610 t smu10_set_watermarks_for_clocks_ranges
+ffffffff822766e0 t smu10_display_clock_voltage_request
+ffffffff82276780 t smu10_get_max_high_clocks
+ffffffff822767b0 t smu10_power_off_asic
+ffffffff82276800 t smu10_force_clock_level
+ffffffff822769c0 t smu10_print_clock_levels
+ffffffff82276d60 t smu10_gfx_off_control
+ffffffff82276e70 t smu10_read_sensor
+ffffffff82276ff0 t smu10_set_active_display_count
+ffffffff82277050 t smu10_set_min_deep_sleep_dcefclk
+ffffffff822770b0 t smu10_get_power_profile_mode
+ffffffff822770f0 t smu10_set_power_profile_mode
+ffffffff82277240 t smu10_set_fine_grain_clk_vol
+ffffffff82277450 t smu10_powergate_mmhub
+ffffffff82277470 t smu10_smus_notify_pwe
+ffffffff82277490 t smu10_powergate_sdma
+ffffffff822774b0 t smu10_set_hard_min_dcefclk_by_freq
+ffffffff82277510 t smu10_set_hard_min_fclk_by_freq
+ffffffff82277570 t smu10_set_hard_min_gfxclk_by_freq
+ffffffff822775d0 t smu10_set_soft_max_gfxclk_by_freq
+ffffffff82277630 t smu10_asic_reset
+ffffffff82277650 t smu10_gfx_state_change
+ffffffff82277690 t smu10_dpm_get_pp_table_entry_callback
+ffffffff82278000 T smu7_baco_get_capability
+ffffffff82278060 T smu7_baco_get_state
+ffffffff822780b0 T smu7_baco_set_state
+ffffffff82279000 T smu7_powerdown_uvd
+ffffffff82279050 T smu7_disable_clock_power_gating
+ffffffff822790e0 T smu7_powergate_uvd
+ffffffff822791d0 T smu7_powergate_vce
+ffffffff822792c0 T smu7_update_clock_gatings
+ffffffff82279670 T smu7_powergate_gfx
+ffffffff8227a000 T smu7_get_sleep_divider_id_from_clock
+ffffffff8227a0a0 T smu7_init_function_pointers
+ffffffff8227a100 t smu7_hwmgr_backend_init
+ffffffff8227bf50 t smu7_hwmgr_backend_fini
+ffffffff8227bfc0 t smu7_setup_asic_task
+ffffffff8227c330 t smu7_get_power_state_size
+ffffffff8227c360 t smu7_apply_state_adjust_rules
+ffffffff8227c7e0 t smu7_force_dpm_level
+ffffffff8227cc10 t smu7_enable_dpm_tasks
+ffffffff8227f380 t smu7_disable_dpm_tasks
+ffffffff8227fac0 t smu7_dpm_patch_boot_state
+ffffffff8227fc00 t smu7_get_pp_table_entry
+ffffffff82280000 t smu7_get_number_of_powerplay_table_entries
+ffffffff82280070 t smu7_dpm_get_mclk
+ffffffff82280110 t smu7_dpm_get_sclk
+ffffffff822801b0 t smu7_set_power_state_tasks
+ffffffff82280f40 t smu7_notify_smc_display_config_after_ps_adjustment
+ffffffff82280f70 t smu7_display_configuration_changed_task
+ffffffff82281130 t smu7_set_max_fan_rpm_output
+ffffffff82281160 t smu7_set_max_fan_pwm_output
+ffffffff82281180 t smu7_set_fan_control_mode
+ffffffff82281210 t smu7_get_fan_control_mode
+ffffffff82281250 t smu7_register_irq_handlers
+ffffffff82281300 t smu7_check_smc_update_required_for_display_configuration
+ffffffff822813c0 t smu7_check_states_equal
+ffffffff82281560 t smu7_get_performance_level
+ffffffff82281600 t smu7_get_clock_by_type
+ffffffff822817c0 t smu7_get_clock_by_type_with_latency
+ffffffff82281960 t smu7_set_watermarks_for_clocks_ranges
+ffffffff82281ba0 t smu7_get_max_high_clocks
+ffffffff82281c20 t smu7_power_off_asic
+ffffffff82281c80 t smu7_force_clock_level
+ffffffff82281d90 t smu7_print_clock_levels
+ffffffff82282370 t smu7_get_sclk_od
+ffffffff822823e0 t smu7_set_sclk_od
+ffffffff822824a0 t smu7_get_mclk_od
+ffffffff82282510 t smu7_set_mclk_od
+ffffffff822825d0 t smu7_read_sensor
+ffffffff822828a0 t smu7_avfs_control
+ffffffff82282970 t smu7_notify_cac_buffer_info
+ffffffff82282b10 t smu7_get_thermal_temperature_range
+ffffffff82282ba0 t smu7_get_power_profile_mode
+ffffffff82282be0 t smu7_set_power_profile_mode
+ffffffff82282e40 t smu7_odn_edit_dpm_table
+ffffffff82282ff0 t phm_add_voltage
+ffffffff82283100 t smu7_get_profiling_clk
+ffffffff822832c0 t smu7_check_dpm_table_updated
+ffffffff82283410 t smu7_odn_initial_default_setting
+ffffffff82283540 t smu7_set_dpm_event_sources
+ffffffff82283660 t smu7_get_pp_table_entry_callback_func_v0
+ffffffff82283b60 t smu7_get_pp_table_entry_callback_func_v1
+ffffffff82285000 T smu7_enable_didt_config
+ffffffff822853c0 t smu7_program_pt_config_registers
+ffffffff822855b0 t smu7_enable_didt
+ffffffff822857a0 T smu7_disable_didt_config
+ffffffff82285860 T smu7_enable_smc_cac
+ffffffff822858f0 T smu7_disable_smc_cac
+ffffffff82285980 T smu7_set_power_limit
+ffffffff822859e0 T smu7_enable_power_containment
+ffffffff82285b70 T smu7_disable_power_containment
+ffffffff82285c90 T smu7_power_control_set_level
+ffffffff82286000 T smu7_fan_ctrl_get_fan_speed_info
+ffffffff82286080 T smu7_fan_ctrl_get_fan_speed_pwm
+ffffffff82286140 T smu7_fan_ctrl_get_fan_speed_rpm
+ffffffff822861f0 T smu7_fan_ctrl_set_static_mode
+ffffffff82286320 T smu7_fan_ctrl_set_default_mode
+ffffffff82286400 T smu7_fan_ctrl_start_smc_fan_control
+ffffffff82286530 T smu7_fan_ctrl_stop_smc_fan_control
+ffffffff82286550 T smu7_fan_ctrl_set_fan_speed_pwm
+ffffffff82286740 T smu7_fan_ctrl_reset_fan_speed_to_default
+ffffffff82286930 T smu7_fan_ctrl_set_fan_speed_rpm
+ffffffff82286b10 T smu7_thermal_get_temperature
+ffffffff82286b70 T smu7_thermal_disable_alert
+ffffffff82286c10 T smu7_thermal_stop_thermal_controller
+ffffffff82286d90 T smu7_start_thermal_controller
+ffffffff82287140 T smu7_thermal_ctrl_uninitialize_thermal_controller
+ffffffff82288000 T smu8_init_function_pointers
+ffffffff82288040 t smu8_hwmgr_backend_init
+ffffffff82288520 t smu8_hwmgr_backend_fini
+ffffffff822885a0 t smu8_setup_asic_task
+ffffffff82288ac0 t smu8_get_power_state_size
+ffffffff82288af0 t smu8_apply_state_adjust_rules
+ffffffff82288c40 t smu8_dpm_force_dpm_level
+ffffffff82288f40 t smu8_enable_dpm_tasks
+ffffffff82289090 t smu8_disable_dpm_tasks
+ffffffff82289170 t smu8_dpm_patch_boot_state
+ffffffff822891d0 t smu8_dpm_get_pp_table_entry
+ffffffff82289230 t smu8_dpm_get_num_of_pp_table_entries
+ffffffff82289280 t smu8_dpm_powerdown_uvd
+ffffffff822892d0 t smu8_dpm_powergate_vce
+ffffffff822894a0 t smu8_dpm_powergate_uvd
+ffffffff822896d0 t smu8_dpm_powergate_acp
+ffffffff82289730 t smu8_dpm_get_mclk
+ffffffff82289760 t smu8_dpm_get_sclk
+ffffffff822897d0 t smu8_set_power_state_tasks
+ffffffff82289b20 t smu8_set_cpu_power_state
+ffffffff82289ba0 t smu8_store_cc6_data
+ffffffff82289c20 t smu8_get_dal_power_level
+ffffffff82289ca0 t smu8_get_performance_level
+ffffffff82289d90 t smu8_get_current_shallow_sleep_clocks
+ffffffff82289df0 t smu8_get_clock_by_type
+ffffffff82289f30 t smu8_get_max_high_clocks
+ffffffff82289ff0 t smu8_power_off_asic
+ffffffff8228a070 t smu8_force_clock_level
+ffffffff8228a0e0 t smu8_print_clock_levels
+ffffffff8228a2b0 t smu8_read_sensor
+ffffffff8228a5b0 t smu8_notify_cac_buffer_info
+ffffffff8228a660 t smu8_get_thermal_temperature_range
+ffffffff8228a6e0 t smu8_dpm_get_pp_table_entry_callback
+ffffffff8228b000 T smu9_baco_get_capability
+ffffffff8228b0d0 T smu9_baco_get_state
+ffffffff8228c000 T convert_to_vid
+ffffffff8228c050 T convert_to_vddc
+ffffffff8228c0a0 T phm_copy_clock_limits_array
+ffffffff8228c180 T phm_copy_overdrive_settings_limits_array
+ffffffff8228c260 T phm_set_field_to_u32
+ffffffff8228c2c0 T phm_wait_on_register
+ffffffff8228c3d0 T phm_wait_on_indirect_register
+ffffffff8228c500 T phm_wait_for_register_unequal
+ffffffff8228c600 T phm_wait_for_indirect_register_unequal
+ffffffff8228c730 T phm_cf_want_uvd_power_gating
+ffffffff8228c770 T phm_cf_want_vce_power_gating
+ffffffff8228c7b0 T phm_trim_voltage_table
+ffffffff8228c8e0 T phm_get_svi2_mvdd_voltage_table
+ffffffff8228ca70 T phm_get_svi2_vddci_voltage_table
+ffffffff8228cc00 T phm_get_svi2_vdd_voltage_table
+ffffffff8228cca0 T phm_trim_voltage_table_to_fit_state_table
+ffffffff8228cd80 T phm_reset_single_dpm_table
+ffffffff8228ce50 T phm_setup_pcie_table_entry
+ffffffff8228ce90 T phm_get_dpm_level_enable_mask_value
+ffffffff8228cfb0 T phm_get_voltage_index
+ffffffff8228d030 T phm_get_voltage_id
+ffffffff8228d0b0 T phm_find_closest_vddci
+ffffffff8228d110 T phm_find_boot_level
+ffffffff8228d180 T phm_get_sclk_for_voltage_evv
+ffffffff8228d230 T phm_initializa_dynamic_state_adjustment_rule_settings
+ffffffff8228d340 T phm_get_lowest_enabled_level
+ffffffff8228d380 T phm_apply_dal_min_voltage_request
+ffffffff8228d450 T phm_get_voltage_evv_on_sclk
+ffffffff8228d500 T phm_irq_process
+ffffffff8228d700 t orderly_poweroff
+ffffffff8228d710 T smu9_register_irq_handlers
+ffffffff8228d7c0 T smu_atom_get_data_table
+ffffffff8228d830 T smu_get_voltage_dependency_table_ppt_v1
+ffffffff8228d910 T smu_set_watermarks_for_clocks_ranges
+ffffffff8228e000 T tonga_baco_set_state
+ffffffff8228f000 T vega10_baco_set_state
+ffffffff82290000 T vega10_enable_disable_vce_dpm
+ffffffff82290090 T vega10_hwmgr_init
+ffffffff822900f0 t vega10_hwmgr_backend_init
+ffffffff82290ef0 t vega10_hwmgr_backend_fini
+ffffffff82290f60 t vega10_setup_asic_task
+ffffffff82291090 t vega10_get_power_state_size
+ffffffff822910c0 t vega10_apply_state_adjust_rules
+ffffffff82291450 t vega10_dpm_force_dpm_level
+ffffffff82291980 t vega10_enable_dpm_tasks
+ffffffff822942f0 t vega10_disable_dpm_tasks
+ffffffff822948d0 t vega10_patch_boot_state
+ffffffff82294900 t vega10_get_pp_table_entry
+ffffffff82294970 t vega10_power_gate_vce
+ffffffff82294a10 t vega10_power_gate_uvd
+ffffffff82294ab0 t vega10_dpm_get_mclk
+ffffffff82294b50 t vega10_dpm_get_sclk
+ffffffff82294bf0 t vega10_set_power_state_tasks
+ffffffff82295680 t vega10_notify_smc_display_config_after_ps_adjustment
+ffffffff82295830 t vega10_display_configuration_changed_task
+ffffffff82295900 t vega10_set_fan_control_mode
+ffffffff82295970 t vega10_get_fan_control_mode
+ffffffff822959b0 t vega10_check_smc_update_required_for_display_configuration
+ffffffff82295a10 t vega10_check_states_equal
+ffffffff82295b70 t vega10_get_dal_power_level
+ffffffff82295bb0 t vega10_get_performance_level
+ffffffff82295c50 t vega10_get_clock_by_type_with_latency
+ffffffff82295e80 t vega10_get_clock_by_type_with_voltage
+ffffffff82295f60 t vega10_set_watermarks_for_clocks_ranges
+ffffffff82295fc0 t vega10_display_clock_voltage_request
+ffffffff82296040 t vega10_power_off_asic
+ffffffff822960b0 t vega10_force_clock_level
+ffffffff822961e0 t vega10_emit_clock_levels
+ffffffff82296350 t vega10_print_clock_levels
+ffffffff82296b30 t vega10_get_sclk_od
+ffffffff82296ba0 t vega10_set_sclk_od
+ffffffff82296ca0 t vega10_get_mclk_od
+ffffffff82296d10 t vega10_set_mclk_od
+ffffffff82296e00 t vega10_read_sensor
+ffffffff82297050 t vega10_avfs_enable
+ffffffff82297110 t vega10_notify_cac_buffer_info
+ffffffff822971c0 t vega10_get_thermal_temperature_range
+ffffffff822972a0 t vega10_get_power_profile_mode
+ffffffff822972e0 t vega10_set_power_profile_mode
+ffffffff82297400 t vega10_odn_edit_dpm_table
+ffffffff822979c0 t vega10_get_ppfeature_status
+ffffffff82297a40 t vega10_set_ppfeature_status
+ffffffff82297ae0 t vega10_set_mp1_state
+ffffffff82297b50 t vega10_disable_power_features_for_compute_performance
+ffffffff82297d40 t vega10_upload_dpm_bootup_level
+ffffffff82297e50 t vega10_upload_dpm_max_level
+ffffffff82297f30 t vega10_trim_voltage_table_to_fit_state_table
+ffffffff82298030 t vega10_odn_initial_default_setting
+ffffffff82298200 t vega10_populate_all_graphic_levels
+ffffffff82298400 t vega10_populate_all_memory_levels
+ffffffff82298560 t vega10_populate_single_gfx_level
+ffffffff822986b0 t vega10_populate_single_soc_level
+ffffffff82298800 t vega10_populate_single_memory_level
+ffffffff82298970 t vega10_get_pp_table_entry_callback_func
+ffffffff82298b90 t vega10_odn_update_power_state
+ffffffff82299000 T vega10_enable_didt_config
+ffffffff8229a870 T vega10_disable_didt_config
+ffffffff8229aab0 T vega10_initialize_power_tune_defaults
+ffffffff8229abe0 T vega10_set_power_limit
+ffffffff8229ac30 T vega10_enable_power_containment
+ffffffff8229ad50 T vega10_disable_power_containment
+ffffffff8229ae20 T vega10_power_control_set_level
+ffffffff8229ae80 t vega10_didt_set_mask
+ffffffff8229c000 t vega10_pp_tables_initialize
+ffffffff8229d9a0 t vega10_pp_tables_uninitialize
+ffffffff8229db50 T vega10_get_number_of_powerplay_table_entries
+ffffffff8229dc00 T vega10_get_powerplay_table_entry
+ffffffff8229dd80 T vega10_baco_set_cap
+ffffffff8229e000 T vega10_fan_ctrl_get_fan_speed_info
+ffffffff8229e080 T vega10_fan_ctrl_get_fan_speed_pwm
+ffffffff8229e1a0 T vega10_fan_ctrl_get_fan_speed_rpm
+ffffffff8229e2a0 T vega10_fan_ctrl_set_static_mode
+ffffffff8229e550 T vega10_fan_ctrl_set_default_mode
+ffffffff8229e760 T vega10_fan_ctrl_start_smc_fan_control
+ffffffff8229e820 T vega10_fan_ctrl_stop_smc_fan_control
+ffffffff8229e8e0 T vega10_fan_ctrl_set_fan_speed_pwm
+ffffffff8229eb00 T vega10_fan_ctrl_reset_fan_speed_to_default
+ffffffff8229ebc0 T vega10_fan_ctrl_set_fan_speed_rpm
+ffffffff8229ed90 T vega10_thermal_get_temperature
+ffffffff8229ee20 T vega10_thermal_disable_alert
+ffffffff8229ef30 T vega10_thermal_stop_thermal_controller
+ffffffff8229ef90 T vega10_enable_mgpu_fan_boost
+ffffffff8229f0a0 T vega10_start_thermal_controller
+ffffffff8229f640 T vega10_thermal_ctrl_uninitialize_thermal_controller
+ffffffff822a0000 T vega12_baco_set_state
+ffffffff822a1000 T vega12_enable_disable_vce_dpm
+ffffffff822a1090 T vega12_hwmgr_init
+ffffffff822a10d0 t vega12_hwmgr_backend_init
+ffffffff822a1930 t vega12_hwmgr_backend_fini
+ffffffff822a1990 t vega12_setup_asic_task
+ffffffff822a19d0 t vega12_apply_clocks_adjust_rules
+ffffffff822a1dc0 t vega12_dpm_force_dpm_level
+ffffffff822a2210 t vega12_enable_dpm_tasks
+ffffffff822a2c80 t vega12_disable_dpm_tasks
+ffffffff822a2d80 t vega12_patch_boot_state
+ffffffff822a2db0 t vega12_power_gate_vce
+ffffffff822a2e60 t vega12_power_gate_uvd
+ffffffff822a2f10 t vega12_dpm_get_mclk
+ffffffff822a2f60 t vega12_dpm_get_sclk
+ffffffff822a2fb0 t vega12_notify_smc_display_config_after_ps_adjustment
+ffffffff822a3110 t vega12_pre_display_configuration_changed_task
+ffffffff822a31f0 t vega12_display_configuration_changed_task
+ffffffff822a32d0 t vega12_set_fan_control_mode
+ffffffff822a3330 t vega12_get_fan_control_mode
+ffffffff822a3370 t vega12_check_smc_update_required_for_display_configuration
+ffffffff822a33d0 t vega12_get_dal_power_level
+ffffffff822a3400 t vega12_get_performance_level
+ffffffff822a3430 t vega12_get_clock_by_type_with_latency
+ffffffff822a3710 t vega12_get_clock_by_type_with_voltage
+ffffffff822a3740 t vega12_set_watermarks_for_clocks_ranges
+ffffffff822a37c0 t vega12_display_clock_voltage_request
+ffffffff822a3840 t vega12_power_off_asic
+ffffffff822a38b0 t vega12_force_clock_level
+ffffffff822a3b00 t vega12_print_clock_levels
+ffffffff822a42f0 t vega12_gfx_off_control
+ffffffff822a4340 t vega12_read_sensor
+ffffffff822a4710 t vega12_notify_cac_buffer_info
+ffffffff822a47c0 t vega12_get_thermal_temperature_range
+ffffffff822a48a0 t vega12_get_ppfeature_status
+ffffffff822a4920 t vega12_set_ppfeature_status
+ffffffff822a49c0 t vega12_set_mp1_state
+ffffffff822a4a30 t vega12_get_gpu_metrics
+ffffffff822a4cc0 t vega12_upload_dpm_min_level
+ffffffff822a4f00 t vega12_upload_dpm_max_level
+ffffffff822a50d0 t vega12_setup_single_dpm_table
+ffffffff822a6000 t vega12_pp_tables_initialize
+ffffffff822a65f0 t vega12_pp_tables_uninitialize
+ffffffff822a7000 T vega12_fan_ctrl_get_fan_speed_info
+ffffffff822a7040 T vega12_fan_ctrl_get_fan_speed_rpm
+ffffffff822a70b0 T vega12_fan_ctrl_start_smc_fan_control
+ffffffff822a70e0 T vega12_fan_ctrl_stop_smc_fan_control
+ffffffff822a7110 T vega12_fan_ctrl_reset_fan_speed_to_default
+ffffffff822a7140 T vega12_thermal_get_temperature
+ffffffff822a71d0 T vega12_thermal_disable_alert
+ffffffff822a7260 T vega12_thermal_stop_thermal_controller
+ffffffff822a72f0 T vega12_start_thermal_controller
+ffffffff822a8000 T vega20_baco_get_capability
+ffffffff822a80c0 T vega20_baco_get_state
+ffffffff822a8150 T vega20_baco_set_state
+ffffffff822a8350 T vega20_baco_apply_vdci_flush_workaround
+ffffffff822a9000 T vega20_hwmgr_init
+ffffffff822a9040 t vega20_hwmgr_backend_init
+ffffffff822a9980 t vega20_hwmgr_backend_fini
+ffffffff822a99e0 t vega20_setup_asic_task
+ffffffff822a9ad0 t vega20_apply_clocks_adjust_rules
+ffffffff822a9fc0 t vega20_dpm_force_dpm_level
+ffffffff822aa730 t vega20_enable_dpm_tasks
+ffffffff822abba0 t vega20_disable_dpm_tasks
+ffffffff822abd40 t vega20_power_gate_vce
+ffffffff822abe70 t vega20_power_gate_uvd
+ffffffff822abf20 t vega20_dpm_get_mclk
+ffffffff822ac020 t vega20_dpm_get_sclk
+ffffffff822ac120 t vega20_notify_smc_display_config_after_ps_adjustment
+ffffffff822ac260 t vega20_pre_display_configuration_changed_task
+ffffffff822ac3c0 t vega20_display_configuration_changed_task
+ffffffff822ac4a0 t vega20_set_fan_control_mode
+ffffffff822ac510 t vega20_get_fan_control_mode
+ffffffff822ac550 t vega20_check_smc_update_required_for_display_configuration
+ffffffff822ac5b0 t vega20_get_dal_power_level
+ffffffff822ac5e0 t vega20_get_performance_level
+ffffffff822ac610 t vega20_get_clock_by_type_with_latency
+ffffffff822ac970 t vega20_get_clock_by_type_with_voltage
+ffffffff822ac9a0 t vega20_set_watermarks_for_clocks_ranges
+ffffffff822aca20 t vega20_display_clock_voltage_request
+ffffffff822acaa0 t vega20_power_off_asic
+ffffffff822acb10 t vega20_force_clock_level
+ffffffff822ad130 t vega20_print_clock_levels
+ffffffff822ae050 t vega20_get_sclk_od
+ffffffff822ae0c0 t vega20_set_sclk_od
+ffffffff822ae250 t vega20_get_mclk_od
+ffffffff822ae2c0 t vega20_set_mclk_od
+ffffffff822ae450 t vega20_read_sensor
+ffffffff822ae900 t vega20_notify_cac_buffer_info
+ffffffff822ae9b0 t vega20_get_thermal_temperature_range
+ffffffff822aea90 t vega20_get_power_profile_mode
+ffffffff822aebe0 t vega20_set_power_profile_mode
+ffffffff822aef80 t vega20_odn_edit_dpm_table
+ffffffff822af450 t vega20_enable_mgpu_fan_boost
+ffffffff822af4b0 t vega20_get_ppfeature_status
+ffffffff822af530 t vega20_set_ppfeature_status
+ffffffff822af630 t vega20_set_mp1_state
+ffffffff822af6c0 t vega20_smu_i2c_bus_access
+ffffffff822af750 t vega20_set_df_cstate
+ffffffff822af7c0 t vega20_set_xgmi_pstate
+ffffffff822af820 t vega20_get_gpu_metrics
+ffffffff822afac0 t vega20_upload_dpm_min_level
+ffffffff822afd40 t vega20_upload_dpm_max_level
+ffffffff822aff70 t vega20_setup_single_dpm_table
+ffffffff822b1000 T vega20_set_power_limit
+ffffffff822b1050 T vega20_validate_power_level_request
+ffffffff822b1080 T vega20_power_control_set_level
+ffffffff822b2000 t vega20_pp_tables_initialize
+ffffffff822b2740 t vega20_pp_tables_uninitialize
+ffffffff822b3000 T vega20_fan_ctrl_stop_smc_fan_control
+ffffffff822b3090 T vega20_fan_ctrl_start_smc_fan_control
+ffffffff822b3120 T vega20_fan_ctrl_get_fan_speed_pwm
+ffffffff822b3240 T vega20_fan_ctrl_set_fan_speed_pwm
+ffffffff822b3430 t vega20_fan_ctrl_set_static_mode
+ffffffff822b35e0 T vega20_fan_ctrl_get_fan_speed_info
+ffffffff822b3620 T vega20_fan_ctrl_get_fan_speed_rpm
+ffffffff822b3680 T vega20_fan_ctrl_set_fan_speed_rpm
+ffffffff822b3820 T vega20_thermal_get_temperature
+ffffffff822b38b0 T vega20_thermal_disable_alert
+ffffffff822b3940 T vega20_thermal_stop_thermal_controller
+ffffffff822b39d0 T vega20_start_thermal_controller
+ffffffff822b4000 t ci_smu_init
+ffffffff822b4060 t ci_smu_fini
+ffffffff822b40c0 t ci_start_smu
+ffffffff822b40f0 t ci_send_msg_to_smc
+ffffffff822b4190 t ci_send_msg_to_smc_with_parameter
+ffffffff822b4240 t ci_update_smc_table
+ffffffff822b4490 t ci_process_firmware_header
+ffffffff822b49a0 t ci_update_sclk_threshold
+ffffffff822b4be0 t ci_thermal_setup_fan_table
+ffffffff822b4e60 t ci_init_smc_table
+ffffffff822b6910 t ci_populate_all_graphic_levels
+ffffffff822b6df0 t ci_populate_all_memory_levels
+ffffffff822b76f0 t ci_initialize_mc_reg_table
+ffffffff822b8270 t ci_get_offsetof
+ffffffff822b82c0 t ci_get_mac_definition
+ffffffff822b8300 t ci_is_dpm_running
+ffffffff822b8380 t ci_update_dpm_settings
+ffffffff822b8780 t ci_stop_smc
+ffffffff822b8840 t ci_copy_bytes_to_smc
+ffffffff822b8b10 t ci_program_memory_timing_parameters
+ffffffff822b8cd0 t ci_populate_smc_voltage_table
+ffffffff822b9000 t fiji_smu_init
+ffffffff822b9090 t fiji_start_smu
+ffffffff822b9580 t fiji_update_smc_table
+ffffffff822b9730 t fiji_process_firmware_header
+ffffffff822b9880 t fiji_update_sclk_threshold
+ffffffff822b9950 t fiji_thermal_setup_fan_table
+ffffffff822b9bf0 t fiji_thermal_avfs_enable
+ffffffff822b9c40 t fiji_init_smc_table
+ffffffff822bb630 t fiji_populate_all_graphic_levels
+ffffffff822bbbd0 t fiji_populate_all_memory_levels
+ffffffff822bbf80 t fiji_initialize_mc_reg_table
+ffffffff822bc100 t fiji_get_offsetof
+ffffffff822bc190 t fiji_get_mac_definition
+ffffffff822bc1f0 t fiji_is_dpm_running
+ffffffff822bc240 t fiji_is_hw_avfs_present
+ffffffff822bc2b0 t fiji_update_dpm_settings
+ffffffff822bc6b0 t fiji_program_memory_timing_parameters
+ffffffff822bc880 t fiji_get_dependency_volt_by_clk
+ffffffff822bd000 t iceland_smu_init
+ffffffff822bd090 t iceland_start_smu
+ffffffff822bd3f0 t iceland_request_smu_load_specific_fw
+ffffffff822bd420 t iceland_process_firmware_header
+ffffffff822bd590 t iceland_update_sclk_threshold
+ffffffff822bd7d0 t iceland_thermal_setup_fan_table
+ffffffff822bda50 t iceland_init_smc_table
+ffffffff822bec90 t iceland_populate_all_graphic_levels
+ffffffff822bf240 t iceland_populate_all_memory_levels
+ffffffff822bfab0 t iceland_initialize_mc_reg_table
+ffffffff822c0630 t iceland_get_offsetof
+ffffffff822c06b0 t iceland_get_mac_definition
+ffffffff822c0710 t iceland_is_dpm_running
+ffffffff822c0760 t iceland_program_memory_timing_parameters
+ffffffff822c0920 t iceland_populate_smc_voltage_table
+ffffffff822c1000 t polaris10_smu_init
+ffffffff822c1090 t polaris10_start_smu
+ffffffff822c1640 t polaris10_update_smc_table
+ffffffff822c18b0 t polaris10_process_firmware_header
+ffffffff822c1a00 t polaris10_update_sclk_threshold
+ffffffff822c1ae0 t polaris10_thermal_setup_fan_table
+ffffffff822c1d90 t polaris10_thermal_avfs_enable
+ffffffff822c1e20 t polaris10_init_smc_table
+ffffffff822c3e20 t polaris10_populate_all_graphic_levels
+ffffffff822c4620 t polaris10_populate_all_memory_levels
+ffffffff822c4970 t polaris10_initialize_mc_reg_table
+ffffffff822c49e0 t polaris10_get_offsetof
+ffffffff822c4a70 t polaris10_get_mac_definition
+ffffffff822c4ad0 t polaris10_is_dpm_running
+ffffffff822c4b20 t polaris10_is_hw_avfs_present
+ffffffff822c4b70 t polaris10_update_dpm_settings
+ffffffff822c4f70 t polaris10_program_memory_timing_parameters
+ffffffff822c5140 t polaris10_get_dependency_volt_by_clk
+ffffffff822c5310 t polaris10_calculate_sclk_params
+ffffffff822c6000 t smu10_smu_init
+ffffffff822c6130 t smu10_smu_fini
+ffffffff822c61c0 t smu10_start_smu
+ffffffff822c6270 t smu10_read_arg_from_smc
+ffffffff822c62d0 t smu10_send_msg_to_smc
+ffffffff822c6520 t smu10_send_msg_to_smc_with_parameter
+ffffffff822c67c0 t smu10_smc_table_manager
+ffffffff822c7000 T smu7_copy_bytes_from_smc
+ffffffff822c7250 T smu7_read_smc_sram_dword
+ffffffff822c7340 T smu7_copy_bytes_to_smc
+ffffffff822c7640 T smu7_program_jump_on_start
+ffffffff822c7690 T smu7_is_smc_ram_running
+ffffffff822c7710 T smu7_send_msg_to_smc
+ffffffff822c77d0 T smu7_send_msg_to_smc_with_parameter
+ffffffff822c78c0 T smu7_get_argument
+ffffffff822c78e0 T smu7_send_msg_to_smc_offset
+ffffffff822c7900 T smu7_convert_fw_type_to_cgs
+ffffffff822c79d0 T smu7_write_smc_sram_dword
+ffffffff822c7ac0 T smu7_request_smu_load_fw
+ffffffff822c8420 T smu7_check_fw_load_finish
+ffffffff822c8480 T smu7_reload_firmware
+ffffffff822c84a0 T smu7_upload_smu_firmware_image
+ffffffff822c8640 T smu7_setup_pwr_virus
+ffffffff822c8a00 T smu7_init
+ffffffff822c8b20 T smu7_smu_fini
+ffffffff822c9000 t smu8_smu_init
+ffffffff822c92c0 t smu8_smu_fini
+ffffffff822c9360 t smu8_start_smu
+ffffffff822ca430 t smu8_check_fw_load_finish
+ffffffff822ca520 t smu8_get_argument
+ffffffff822ca570 t smu8_send_msg_to_smc
+ffffffff822ca580 t smu8_send_msg_to_smc_with_parameter
+ffffffff822ca780 t smu8_download_pptable_settings
+ffffffff822ca860 t smu8_upload_pptable_settings
+ffffffff822ca930 t smu8_is_dpm_running
+ffffffff822cb000 T smu9_is_smc_ram_running
+ffffffff822cb050 T smu9_send_msg_to_smc
+ffffffff822cb190 t smu9_wait_for_response
+ffffffff822cb290 t smu9_send_msg_to_smc_without_waiting
+ffffffff822cb330 T smu9_send_msg_to_smc_with_parameter
+ffffffff822cb520 T smu9_get_argument
+ffffffff822cc000 T smum_thermal_avfs_enable
+ffffffff822cc050 T smum_thermal_setup_fan_table
+ffffffff822cc090 T smum_update_sclk_threshold
+ffffffff822cc0d0 T smum_update_smc_table
+ffffffff822cc110 T smum_get_offsetof
+ffffffff822cc160 T smum_process_firmware_header
+ffffffff822cc1a0 T smum_get_mac_definition
+ffffffff822cc1f0 T smum_download_powerplay_table
+ffffffff822cc230 T smum_upload_powerplay_table
+ffffffff822cc270 T smum_send_msg_to_smc
+ffffffff822cc330 T smum_send_msg_to_smc_with_parameter
+ffffffff822cc400 T smum_init_smc_table
+ffffffff822cc450 T smum_populate_all_graphic_levels
+ffffffff822cc4a0 T smum_populate_all_memory_levels
+ffffffff822cc4f0 T smum_initialize_mc_reg_table
+ffffffff822cc540 T smum_is_dpm_running
+ffffffff822cc590 T smum_is_hw_avfs_present
+ffffffff822cc5e0 T smum_update_dpm_settings
+ffffffff822cc630 T smum_smc_table_manager
+ffffffff822cc680 T smum_stop_smc
+ffffffff822cd000 t tonga_smu_init
+ffffffff822cd090 t tonga_start_smu
+ffffffff822cd420 t tonga_update_smc_table
+ffffffff822cd5c0 t tonga_process_firmware_header
+ffffffff822cd700 t tonga_update_sclk_threshold
+ffffffff822cd940 t tonga_thermal_setup_fan_table
+ffffffff822cdbc0 t tonga_init_smc_table
+ffffffff822cfa10 t tonga_populate_all_graphic_levels
+ffffffff822cfff0 t tonga_populate_all_memory_levels
+ffffffff822d06d0 t tonga_initialize_mc_reg_table
+ffffffff822d1250 t tonga_get_offsetof
+ffffffff822d12e0 t tonga_get_mac_definition
+ffffffff822d1340 t tonga_is_dpm_running
+ffffffff822d1390 t tonga_update_dpm_settings
+ffffffff822d1790 t tonga_program_memory_timing_parameters
+ffffffff822d1950 t tonga_get_dependency_volt_by_clk
+ffffffff822d2000 T vega10_enable_smc_features
+ffffffff822d2040 T vega10_get_enabled_smc_features
+ffffffff822d20a0 t vega10_smu_init
+ffffffff822d23f0 t vega10_smu_fini
+ffffffff822d24d0 t vega10_start_smu
+ffffffff822d2610 t vega10_is_dpm_running
+ffffffff822d2660 t vega10_smc_table_manager
+ffffffff822d3000 T vega12_enable_smc_features
+ffffffff822d30d0 T vega12_get_enabled_smc_features
+ffffffff822d3190 t vega12_smu_init
+ffffffff822d3530 t vega12_smu_fini
+ffffffff822d3640 t vega12_start_smu
+ffffffff822d36f0 t vega12_is_dpm_running
+ffffffff822d3790 t vega12_smc_table_manager
+ffffffff822d4000 T vega20_is_smc_ram_running
+ffffffff822d4050 T vega20_set_activity_monitor_coeff
+ffffffff822d4160 T vega20_get_activity_monitor_coeff
+ffffffff822d42b0 T vega20_enable_smc_features
+ffffffff822d4380 T vega20_get_enabled_smc_features
+ffffffff822d4450 T vega20_set_pptable_driver_address
+ffffffff822d44f0 t vega20_smu_init
+ffffffff822d48b0 t vega20_smu_fini
+ffffffff822d49b0 t vega20_start_smu
+ffffffff822d4a90 t vega20_get_argument
+ffffffff822d4af0 t vega20_send_msg_to_smc
+ffffffff822d4d40 t vega20_send_msg_to_smc_with_parameter
+ffffffff822d4fe0 t vega20_is_dpm_running
+ffffffff822d5080 t vega20_smc_table_manager
+ffffffff822d6000 t vegam_smu_init
+ffffffff822d6090 t vegam_start_smu
+ffffffff822d6460 t vegam_update_smc_table
+ffffffff822d66d0 t vegam_process_firmware_header
+ffffffff822d6820 t vegam_update_sclk_threshold
+ffffffff822d6900 t vegam_thermal_setup_fan_table
+ffffffff822d6960 t vegam_thermal_avfs_enable
+ffffffff822d69f0 t vegam_init_smc_table
+ffffffff822d82d0 t vegam_populate_all_graphic_levels
+ffffffff822d8a10 t vegam_populate_all_memory_levels
+ffffffff822d8d50 t vegam_get_offsetof
+ffffffff822d8de0 t vegam_get_mac_definition
+ffffffff822d8e40 t vegam_is_dpm_running
+ffffffff822d8e90 t vegam_is_hw_avfs_present
+ffffffff822d8ee0 t vegam_program_memory_timing_parameters
+ffffffff822d9100 t vegam_get_dependency_volt_by_clk
+ffffffff822d92e0 t vegam_calculate_sclk_params
+ffffffff822da000 T smu_set_residency_gfxoff
+ffffffff822da050 T smu_get_residency_gfxoff
+ffffffff822da0a0 T smu_get_entrycount_gfxoff
+ffffffff822da0f0 T smu_get_status_gfxoff
+ffffffff822da150 T smu_set_soft_freq_range
+ffffffff822da190 T smu_get_dpm_freq_range
+ffffffff822da1e0 T smu_set_gfx_power_up_by_imu
+ffffffff822da280 T is_support_sw_smu
+ffffffff822da2c0 T is_support_cclk_dpm
+ffffffff822da320 T smu_allow_xgmi_power_down
+ffffffff822da3e0 T smu_write_watermarks_table
+ffffffff822da450 T smu_set_ac_dc
+ffffffff822da550 t smu_early_init
+ffffffff822da7b0 t smu_late_init
+ffffffff822daf60 t smu_sw_init
+ffffffff822db7a0 t smu_sw_fini
+ffffffff822db9f0 t smu_hw_init
+ffffffff822dbe30 t smu_hw_fini
+ffffffff822dbf30 t smu_late_fini
+ffffffff822dbf50 t smu_suspend
+ffffffff822dc020 t smu_resume
+ffffffff822dc290 t smu_set_clockgating_state
+ffffffff822dc2c0 t smu_set_powergating_state
+ffffffff822dc2f0 T smu_get_power_limit
+ffffffff822dc440 T smu_mode1_reset_is_support
+ffffffff822dc490 T smu_mode2_reset_is_support
+ffffffff822dc4e0 T smu_mode1_reset
+ffffffff822dc530 T smu_handle_passthrough_sbr
+ffffffff822dc580 T smu_get_ecc_info
+ffffffff822dc5d0 T smu_wait_for_event
+ffffffff822dc620 T smu_stb_collect_info
+ffffffff822dc680 T amdgpu_smu_stb_debug_fs_init
+ffffffff822dc6b0 T smu_send_hbm_bad_pages_num
+ffffffff822dc700 T smu_send_hbm_bad_channel_flag
+ffffffff822dc750 t smu_set_fan_control_mode
+ffffffff822dc810 t smu_get_fan_control_mode
+ffffffff822dc890 t smu_set_fan_speed_pwm
+ffffffff822dc940 t smu_get_fan_speed_pwm
+ffffffff822dc9a0 t smu_force_ppclk_levels
+ffffffff822dcac0 t smu_print_ppclk_levels
+ffffffff822dcb30 t smu_emit_ppclk_levels
+ffffffff822dcba0 t smu_force_performance_level
+ffffffff822dce40 t smu_read_sensor
+ffffffff822dd040 t smu_get_performance_level
+ffffffff822dd0b0 t smu_get_current_power_state
+ffffffff822dd110 t smu_get_fan_speed_rpm
+ffffffff822dd170 t smu_set_fan_speed_rpm
+ffffffff822dd220 t smu_get_power_num_states
+ffffffff822dd2a0 t smu_sys_get_pp_table
+ffffffff822dd310 t smu_sys_set_pp_table
+ffffffff822dd500 t smu_switch_power_profile
+ffffffff822dd610 t smu_handle_dpm_task
+ffffffff822dd6c0 t smu_load_microcode
+ffffffff822dd7b0 t smu_dpm_set_power_gate
+ffffffff822ddb30 t smu_set_power_limit
+ffffffff822ddc60 t smu_get_power_profile_mode
+ffffffff822ddcc0 t smu_set_power_profile_mode
+ffffffff822ddd20 t smu_od_edit_dpm_table
+ffffffff822ddd80 t smu_set_mp1_state
+ffffffff822ddde0 t smu_gfx_state_change_set
+ffffffff822dde20 t smu_get_sclk
+ffffffff822ddea0 t smu_get_mclk
+ffffffff822ddf20 t smu_display_configuration_change
+ffffffff822ddfb0 t smu_get_clock_by_type_with_latency
+ffffffff822de070 t smu_display_clock_voltage_request
+ffffffff822de0d0 t smu_enable_mgpu_fan_boost
+ffffffff822de130 t smu_set_display_count
+ffffffff822de1a0 t smu_set_deep_sleep_dcefclk
+ffffffff822de210 t smu_get_baco_capability
+ffffffff822de270 t smu_baco_set_state
+ffffffff822de350 t smu_sys_get_pp_feature_mask
+ffffffff822de3c0 t smu_sys_set_pp_feature_mask
+ffffffff822de430 t smu_mode2_reset
+ffffffff822de4e0 t smu_set_df_cstate
+ffffffff822de5a0 t smu_set_xgmi_pstate
+ffffffff822de650 t smu_sys_get_gpu_metrics
+ffffffff822de6b0 t smu_set_watermarks_for_clock_ranges
+ffffffff822de730 t smu_display_disable_memory_clock_switch
+ffffffff822de790 t smu_get_max_sustainable_clocks_by_dc
+ffffffff822de7f0 t smu_get_uclk_dpm_states
+ffffffff822de850 t smu_get_dpm_clock_table
+ffffffff822de8b0 t smu_get_prv_buffer_details
+ffffffff822de920 t smu_adjust_power_state_dynamic
+ffffffff822deb80 t smu_throttling_logging_work_fn
+ffffffff822debd0 t smu_interrupt_work_fn
+ffffffff822dec20 t smu_smc_hw_setup
+ffffffff822df580 t smu_smc_hw_cleanup
+ffffffff822e0000 T arcturus_set_ppt_funcs
+ffffffff822e0050 t arcturus_run_btc
+ffffffff822e0100 t arcturus_get_allowed_feature_mask
+ffffffff822e0150 t arcturus_set_default_dpm_table
+ffffffff822e0360 t arcturus_populate_umd_state_clk
+ffffffff822e0420 t arcturus_print_clk_levels
+ffffffff822e0670 t arcturus_force_clk_levels
+ffffffff822e08b0 t arcturus_get_power_profile_mode
+ffffffff822e0b40 t arcturus_set_power_profile_mode
+ffffffff822e0e30 t arcturus_dpm_set_vcn_enable
+ffffffff822e0f00 t arcturus_read_sensor
+ffffffff822e10e0 t arcturus_is_dpm_running
+ffffffff822e1130 t arcturus_get_fan_speed_pwm
+ffffffff822e1270 t arcturus_get_fan_speed_rpm
+ffffffff822e1380 t arcturus_get_thermal_temperature_range
+ffffffff822e1470 t arcturus_set_performance_level
+ffffffff822e1580 t arcturus_dump_pptable
+ffffffff822e15b0 t arcturus_get_power_limit
+ffffffff822e16c0 t arcturus_set_df_cstate
+ffffffff822e17e0 t arcturus_allow_xgmi_power_down
+ffffffff822e18e0 t arcturus_i2c_control_init
+ffffffff822e1a10 t arcturus_i2c_control_fini
+ffffffff822e1a50 t arcturus_get_unique_id
+ffffffff822e1b70 t arcturus_init_smc_tables
+ffffffff822e1ce0 t arcturus_setup_pptable
+ffffffff822e1e20 t arcturus_set_fan_speed_pwm
+ffffffff822e1fc0 t arcturus_set_fan_speed_rpm
+ffffffff822e20e0 t arcturus_log_thermal_throttling_event
+ffffffff822e24e0 t arcturus_get_gpu_metrics
+ffffffff822e26f0 t arcturus_get_fan_parameters
+ffffffff822e2730 t arcturus_get_current_clk_freq_by_table
+ffffffff822e2870 t arcturus_get_smu_metrics_data
+ffffffff822e2ae0 t arcturus_upload_dpm_level
+ffffffff822e2bd0 t arcturus_i2c_xfer
+ffffffff822e2e90 t arcturus_i2c_func
+ffffffff822e2ec0 t arcturus_set_fan_static_mode
+ffffffff822e4000 T cyan_skillfish_set_ppt_funcs
+ffffffff822e4030 t cyan_skillfish_print_clk_levels
+ffffffff822e4150 t cyan_skillfish_od_edit_dpm_table
+ffffffff822e4440 t cyan_skillfish_read_sensor
+ffffffff822e45f0 t cyan_skillfish_is_dpm_running
+ffffffff822e4690 t cyan_skillfish_init_smc_tables
+ffffffff822e4770 t cyan_skillfish_get_enabled_mask
+ffffffff822e47b0 t cyan_skillfish_get_dpm_ultimate_freq
+ffffffff822e4870 t cyan_skillfish_get_gpu_metrics
+ffffffff822e4b10 t cyan_skillfish_get_smu_metrics_data
+ffffffff822e5000 T navi10_set_ppt_funcs
+ffffffff822e5050 t navi10_run_btc
+ffffffff822e50d0 t navi10_get_allowed_feature_mask
+ffffffff822e53a0 t navi10_set_default_dpm_table
+ffffffff822e5810 t navi10_populate_umd_state_clk
+ffffffff822e5990 t navi10_print_clk_levels
+ffffffff822e5b20 t navi10_emit_clk_levels
+ffffffff822e5d60 t navi10_force_clk_levels
+ffffffff822e5e90 t navi10_od_edit_dpm_table
+ffffffff822e6510 t navi10_get_clock_by_type_with_latency
+ffffffff822e6610 t navi10_get_power_profile_mode
+ffffffff822e6860 t navi10_set_power_profile_mode
+ffffffff822e6b30 t navi10_dpm_set_vcn_enable
+ffffffff822e6bc0 t navi10_dpm_set_jpeg_enable
+ffffffff822e6c40 t navi10_read_sensor
+ffffffff822e6dc0 t navi10_pre_display_config_changed
+ffffffff822e6e60 t navi10_display_config_changed
+ffffffff822e6ee0 t navi10_notify_smc_display_config
+ffffffff822e7070 t navi10_is_dpm_running
+ffffffff822e70c0 t navi10_get_fan_speed_rpm
+ffffffff822e7160 t navi10_set_watermarks_table
+ffffffff822e7310 t navi10_get_thermal_temperature_range
+ffffffff822e7400 t navi10_get_uclk_dpm_states
+ffffffff822e7510 t navi10_set_default_od_settings
+ffffffff822e7770 t navi10_display_disable_memory_clock_switch
+ffffffff822e77f0 t navi10_get_power_limit
+ffffffff822e7910 t navi10_update_pcie_parameters
+ffffffff822e7a70 t navi10_i2c_control_init
+ffffffff822e7ba0 t navi10_i2c_control_fini
+ffffffff822e7be0 t navi10_init_smc_tables
+ffffffff822e7e10 t navi10_setup_pptable
+ffffffff822e8030 t navi10_baco_enter
+ffffffff822e8080 t navi10_baco_exit
+ffffffff822e8180 t navi1x_get_gpu_metrics
+ffffffff822e8b20 t navi10_enable_mgpu_fan_boost
+ffffffff822e8ba0 t navi10_get_fan_parameters
+ffffffff822e8be0 t navi10_post_smu_init
+ffffffff822e8ed0 t navi10_get_default_config_table_settings
+ffffffff822e8f20 t navi10_set_config_table
+ffffffff822e8fd0 t navi1x_get_smu_metrics_data
+ffffffff822e9430 t navi10_get_smu_metrics_data
+ffffffff822e9660 t navi10_i2c_xfer
+ffffffff822e9920 t navi10_i2c_func
+ffffffff822e9950 t navi10_umc_hybrid_cdr_workaround
+ffffffff822ea000 T sienna_cichlid_set_ppt_funcs
+ffffffff822ea050 t sienna_cichlid_run_btc
+ffffffff822ea0d0 t sienna_cichlid_get_allowed_feature_mask
+ffffffff822ea350 t sienna_cichlid_set_default_dpm_table
+ffffffff822ea920 t sienna_cichlid_populate_umd_state_clk
+ffffffff822ea9e0 t sienna_cichlid_print_clk_levels
+ffffffff822eabc0 t sienna_cichlid_force_clk_levels
+ffffffff822eacf0 t sienna_cichlid_od_edit_dpm_table
+ffffffff822eb290 t sienna_cichlid_restore_user_od_settings
+ffffffff822eb320 t sienna_cichlid_get_power_profile_mode
+ffffffff822eb570 t sienna_cichlid_set_power_profile_mode
+ffffffff822eb840 t sienna_cichlid_dpm_set_vcn_enable
+ffffffff822eb900 t sienna_cichlid_dpm_set_jpeg_enable
+ffffffff822eb980 t sienna_cichlid_read_sensor
+ffffffff822ebc80 t sienna_cichlid_pre_display_config_changed
+ffffffff822ebcb0 t sienna_cichlid_display_config_changed
+ffffffff822ebd10 t sienna_cichlid_notify_smc_display_config
+ffffffff822ebea0 t sienna_cichlid_is_dpm_running
+ffffffff822ebef0 t sienna_cichlid_get_fan_speed_rpm
+ffffffff822ec000 t sienna_cichlid_set_watermarks_table
+ffffffff822ec1a0 t sienna_cichlid_get_thermal_temperature_range
+ffffffff822ec270 t sienna_cichlid_get_uclk_dpm_states
+ffffffff822ec390 t sienna_cichlid_set_default_od_settings
+ffffffff822ec540 t sienna_cichlid_display_disable_memory_clock_switch
+ffffffff822ec5c0 t sienna_cichlid_dump_pptable
+ffffffff822ec5f0 t sienna_cichlid_get_power_limit
+ffffffff822ec6c0 t sienna_cichlid_update_pcie_parameters
+ffffffff822ec820 t sienna_cichlid_i2c_control_init
+ffffffff822ec950 t sienna_cichlid_i2c_control_fini
+ffffffff822ec990 t sienna_cichlid_get_unique_id
+ffffffff822ecae0 t sienna_cichlid_init_smc_tables
+ffffffff822ece00 t sienna_cichlid_set_mp1_state
+ffffffff822ece40 t sienna_cichlid_setup_pptable
+ffffffff822ed2b0 t sienna_cichlid_system_features_control
+ffffffff822ed340 t sienna_cichlid_baco_enter
+ffffffff822ed390 t sienna_cichlid_baco_exit
+ffffffff822ed490 t sienna_cichlid_is_mode1_reset_supported
+ffffffff822ed510 t sienna_cichlid_is_mode2_reset_supported
+ffffffff822ed540 t sienna_cichlid_mode2_reset
+ffffffff822ed670 t sienna_cichlid_get_dpm_ultimate_freq
+ffffffff822ed690 t sienna_cichlid_get_gpu_metrics
+ffffffff822edb10 t sienna_cichlid_enable_mgpu_fan_boost
+ffffffff822edb60 t sienna_cichlid_get_fan_parameters
+ffffffff822edba0 t sienna_cichlid_gpo_control
+ffffffff822edc50 t sienna_cichlid_get_ecc_info
+ffffffff822edd40 t sienna_cichlid_stb_get_data_direct
+ffffffff822edde0 t sienna_cichlid_get_default_config_table_settings
+ffffffff822ede50 t sienna_cichlid_set_config_table
+ffffffff822edf20 t sienna_cichlid_get_smu_metrics_data
+ffffffff822ee360 t sienna_cichlid_get_throttler_status_locked
+ffffffff822ee4e0 t sienna_cichlid_get_smartshift_power_percentage
+ffffffff822ee610 t sienna_cichlid_i2c_xfer
+ffffffff822ee8c0 t sienna_cichlid_i2c_func
+ffffffff822ef000 T smu_v11_0_init_microcode
+ffffffff822ef2b0 T smu_v11_0_fini_microcode
+ffffffff822ef330 T smu_v11_0_load_microcode
+ffffffff822ef480 T smu_v11_0_check_fw_status
+ffffffff822ef4d0 T smu_v11_0_check_fw_version
+ffffffff822ef680 T smu_v11_0_setup_pptable
+ffffffff822ef7b0 T smu_v11_0_init_smc_tables
+ffffffff822ef910 T smu_v11_0_fini_smc_tables
+ffffffff822efb40 T smu_v11_0_init_power
+ffffffff822efbd0 T smu_v11_0_fini_power
+ffffffff822efc30 T smu_v11_0_get_vbios_bootup_values
+ffffffff822eff90 T smu_v11_0_notify_memory_pool_location
+ffffffff822f0080 T smu_v11_0_set_min_deep_sleep_dcefclk
+ffffffff822f0100 T smu_v11_0_set_driver_table_location
+ffffffff822f0170 T smu_v11_0_set_tool_table_location
+ffffffff822f01e0 T smu_v11_0_init_display_count
+ffffffff822f0240 T smu_v11_0_set_allowed_mask
+ffffffff822f0310 T smu_v11_0_system_features_control
+ffffffff822f0330 T smu_v11_0_notify_display_change
+ffffffff822f03a0 T smu_v11_0_init_max_sustainable_clocks
+ffffffff822f0610 t smu_v11_0_get_max_sustainable_clock
+ffffffff822f0730 T smu_v11_0_get_current_power_limit
+ffffffff822f0800 T smu_v11_0_set_power_limit
+ffffffff822f0940 T smu_v11_0_interrupt_work
+ffffffff822f09c0 T smu_v11_0_enable_thermal_alert
+ffffffff822f0a60 T smu_v11_0_disable_thermal_alert
+ffffffff822f0a80 T smu_v11_0_get_gfx_vdd
+ffffffff822f0b40 T smu_v11_0_display_clock_voltage_request
+ffffffff822f0c80 T smu_v11_0_set_hard_freq_limited_range
+ffffffff822f0d60 T smu_v11_0_gfx_off_control
+ffffffff822f0dd0 T smu_v11_0_get_fan_control_mode
+ffffffff822f0e20 T smu_v11_0_set_fan_speed_pwm
+ffffffff822f0fc0 t smu_v11_0_set_fan_static_mode
+ffffffff822f1170 T smu_v11_0_set_fan_speed_rpm
+ffffffff822f1290 T smu_v11_0_get_fan_speed_pwm
+ffffffff822f13d0 T smu_v11_0_get_fan_speed_rpm
+ffffffff822f14d0 T smu_v11_0_set_fan_control_mode
+ffffffff822f1670 T smu_v11_0_set_xgmi_pstate
+ffffffff822f1690 T smu_v11_0_register_irq_handler
+ffffffff822f1750 T smu_v11_0_get_max_sustainable_clocks_by_dc
+ffffffff822f17e0 T smu_v11_0_set_azalia_d3_pme
+ffffffff822f1800 T smu_v11_0_baco_set_armd3_sequence
+ffffffff822f1820 T smu_v11_0_baco_is_support
+ffffffff822f18b0 T smu_v11_0_baco_get_state
+ffffffff822f18e0 T smu_v11_0_baco_set_state
+ffffffff822f1b90 T smu_v11_0_baco_enter
+ffffffff822f1c80 T smu_v11_0_baco_exit
+ffffffff822f1d20 T smu_v11_0_mode1_reset
+ffffffff822f1da0 T smu_v11_0_handle_passthrough_sbr
+ffffffff822f1dc0 T smu_v11_0_get_dpm_ultimate_freq
+ffffffff822f1f00 T smu_v11_0_set_soft_freq_limited_range
+ffffffff822f1fe0 T smu_v11_0_set_performance_level
+ffffffff822f2330 T smu_v11_0_set_power_source
+ffffffff822f2390 T smu_v11_0_get_dpm_freq_by_index
+ffffffff822f2440 T smu_v11_0_get_dpm_level_count
+ffffffff822f24e0 T smu_v11_0_set_single_dpm_table
+ffffffff822f26c0 T smu_v11_0_get_dpm_level_range
+ffffffff822f2820 T smu_v11_0_get_current_pcie_link_width_level
+ffffffff822f2870 T smu_v11_0_get_current_pcie_link_width
+ffffffff822f28d0 T smu_v11_0_get_current_pcie_link_speed_level
+ffffffff822f2920 T smu_v11_0_get_current_pcie_link_speed
+ffffffff822f2980 T smu_v11_0_gfx_ulv_control
+ffffffff822f29f0 T smu_v11_0_deep_sleep_control
+ffffffff822f2ba0 T smu_v11_0_restore_user_od_settings
+ffffffff822f2c30 T smu_v11_0_set_smu_mailbox_registers
+ffffffff822f2ca0 t smu_v11_0_set_irq_state
+ffffffff822f3220 t smu_v11_0_irq_process
+ffffffff822f3520 t orderly_poweroff
+ffffffff822f4000 T vangogh_set_ppt_funcs
+ffffffff822f4040 t vangogh_set_default_dpm_tables
+ffffffff822f4070 t vangogh_common_print_clk_levels
+ffffffff822f44c0 t vangogh_force_clk_levels
+ffffffff822f46f0 t vangogh_od_edit_dpm_table
+ffffffff822f4c50 t vangogh_get_power_profile_mode
+ffffffff822f4d20 t vangogh_set_power_profile_mode
+ffffffff822f4e50 t vangogh_dpm_set_vcn_enable
+ffffffff822f4ea0 t vangogh_dpm_set_jpeg_enable
+ffffffff822f4ef0 t vangogh_read_sensor
+ffffffff822f5020 t vangogh_is_dpm_running
+ffffffff822f5080 t vangogh_set_watermarks_table
+ffffffff822f5210 t vangogh_set_performance_level
+ffffffff822f5b40 t vangogh_get_power_limit
+ffffffff822f5cc0 t vangogh_get_ppt_limit
+ffffffff822f5d30 t vangogh_get_dpm_clock_table
+ffffffff822f5ea0 t vangogh_init_smc_tables
+ffffffff822f60f0 t vangogh_system_features_control
+ffffffff822f6140 t vangogh_set_power_limit
+ffffffff822f62a0 t vangogh_get_gfxoff_status
+ffffffff822f6330 t vangogh_get_gfxoff_entrycount
+ffffffff822f63a0 t vangogh_set_gfxoff_residency
+ffffffff822f6410 t vangogh_get_gfxoff_residency
+ffffffff822f6450 t vangogh_mode2_reset
+ffffffff822f6590 t vangogh_common_get_gpu_metrics
+ffffffff822f6be0 t vangogh_post_smu_init
+ffffffff822f6d90 t vangogh_set_fine_grain_gfx_freq_parameters
+ffffffff822f6e00 t vangogh_common_get_smu_metrics_data
+ffffffff822f7150 t vangogh_force_dpm_limit_value
+ffffffff822f7290 t vangogh_get_dpm_ultimate_freq
+ffffffff822f7650 t vangogh_set_soft_freq_limited_range
+ffffffff822f8000 T renoir_set_ppt_funcs
+ffffffff822f80a0 t renoir_get_current_power_state
+ffffffff822f8120 t renoir_print_clk_levels
+ffffffff822f8390 t renoir_force_clk_levels
+ffffffff822f85c0 t renoir_od_edit_dpm_table
+ffffffff822f88c0 t renoir_get_power_profile_mode
+ffffffff822f8990 t renoir_set_power_profile_mode
+ffffffff822f8ac0 t renoir_dpm_set_vcn_enable
+ffffffff822f8b40 t renoir_dpm_set_jpeg_enable
+ffffffff822f8bc0 t renoir_read_sensor
+ffffffff822f8fb0 t renoir_is_dpm_running
+ffffffff822f8ff0 t renoir_set_watermarks_table
+ffffffff822f91a0 t renoir_set_performance_level
+ffffffff822f96e0 t renoir_get_dpm_clock_table
+ffffffff822f9a30 t renoir_init_smc_tables
+ffffffff822f9ba0 t renoir_get_enabled_mask
+ffffffff822f9be0 t renoir_get_dpm_ultimate_freq
+ffffffff822f9e80 t renoir_get_gpu_metrics
+ffffffff822fa0a0 t renoir_gfx_state_change_set
+ffffffff822fa0d0 t renoir_set_fine_grain_gfx_freq_parameters
+ffffffff822fa170 t renoir_force_dpm_limit_value
+ffffffff822fb000 T smu_v12_0_check_fw_status
+ffffffff822fb050 T smu_v12_0_check_fw_version
+ffffffff822fb110 T smu_v12_0_powergate_sdma
+ffffffff822fb150 T smu_v12_0_set_gfx_cgpg
+ffffffff822fb1b0 T smu_v12_0_get_gfxoff_status
+ffffffff822fb240 T smu_v12_0_gfx_off_control
+ffffffff822fb360 T smu_v12_0_fini_smc_tables
+ffffffff822fb410 T smu_v12_0_set_default_dpm_tables
+ffffffff822fb440 T smu_v12_0_mode2_reset
+ffffffff822fb460 T smu_v12_0_set_soft_freq_limited_range
+ffffffff822fb5a0 T smu_v12_0_set_driver_table_location
+ffffffff822fb610 T smu_v12_0_get_vbios_bootup_values
+ffffffff822fc000 T aldebaran_set_ppt_funcs
+ffffffff822fc040 t aldebaran_get_allowed_feature_mask
+ffffffff822fc090 t aldebaran_set_default_dpm_table
+ffffffff822fc290 t aldebaran_populate_umd_state_clk
+ffffffff822fc390 t aldebaran_print_clk_levels
+ffffffff822fc550 t aldebaran_force_clk_levels
+ffffffff822fc700 t aldebaran_usr_edit_dpm_table
+ffffffff822fc920 t aldebaran_read_sensor
+ffffffff822fcbc0 t aldebaran_is_dpm_running
+ffffffff822fcc10 t aldebaran_get_thermal_temperature_range
+ffffffff822fcce0 t aldebaran_set_performance_level
+ffffffff822fcd90 t aldebaran_get_power_limit
+ffffffff822fcf20 t aldebaran_set_df_cstate
+ffffffff822fcfa0 t aldebaran_allow_xgmi_power_down
+ffffffff822fd040 t aldebaran_i2c_control_init
+ffffffff822fd100 t aldebaran_i2c_control_fini
+ffffffff822fd140 t aldebaran_get_unique_id
+ffffffff822fd220 t aldebaran_init_smc_tables
+ffffffff822fd3b0 t aldebaran_set_mp1_state
+ffffffff822fd3f0 t aldebaran_setup_pptable
+ffffffff822fd4c0 t aldebaran_system_features_control
+ffffffff822fd620 t aldebaran_set_power_limit
+ffffffff822fd6b0 t aldebaran_is_baco_supported
+ffffffff822fd6e0 t aldebaran_is_mode1_reset_supported
+ffffffff822fd710 t aldebaran_is_mode2_reset_supported
+ffffffff822fd740 t aldebaran_mode1_reset
+ffffffff822fd820 t aldebaran_mode2_reset
+ffffffff822fd9e0 t aldebaran_set_soft_freq_limited_range
+ffffffff822fdbf0 t aldebaran_log_thermal_throttling_event
+ffffffff822fdf00 t aldebaran_get_gpu_metrics
+ffffffff822fe190 t aldebaran_smu_handle_passthrough_sbr
+ffffffff822fe1b0 t aldebaran_smu_send_hbm_bad_page_num
+ffffffff822fe240 t aldebaran_get_ecc_info
+ffffffff822fe3a0 t aldebaran_send_hbm_bad_channel_flag
+ffffffff822fe480 t aldebaran_get_current_clk_freq_by_table
+ffffffff822fe5c0 t aldebaran_get_smu_metrics_data
+ffffffff822fe810 t aldebaran_upload_dpm_level
+ffffffff822fe900 t aldebaran_i2c_xfer
+ffffffff822febb0 t aldebaran_i2c_func
+ffffffff822ff000 T smu_v13_0_init_microcode
+ffffffff822ff1d0 T smu_v13_0_fini_microcode
+ffffffff822ff250 T smu_v13_0_load_microcode
+ffffffff822ff280 T smu_v13_0_init_pptable_microcode
+ffffffff822ff430 T smu_v13_0_get_pptable_from_firmware
+ffffffff822ff560 T smu_v13_0_check_fw_status
+ffffffff822ff5d0 T smu_v13_0_check_fw_version
+ffffffff822ff700 T smu_v13_0_setup_pptable
+ffffffff822ff8a0 T smu_v13_0_init_smc_tables
+ffffffff822ff9f0 T smu_v13_0_fini_smc_tables
+ffffffff822ffbe0 T smu_v13_0_init_power
+ffffffff822ffc60 T smu_v13_0_fini_power
+ffffffff822ffce0 T smu_v13_0_get_vbios_bootup_values
+ffffffff822fff90 T smu_v13_0_notify_memory_pool_location
+ffffffff82300050 T smu_v13_0_set_min_deep_sleep_dcefclk
+ffffffff823000d0 T smu_v13_0_set_driver_table_location
+ffffffff82300140 T smu_v13_0_set_tool_table_location
+ffffffff823001b0 T smu_v13_0_init_display_count
+ffffffff823001f0 T smu_v13_0_set_allowed_mask
+ffffffff823002c0 T smu_v13_0_gfx_off_control
+ffffffff82300330 T smu_v13_0_system_features_control
+ffffffff82300350 T smu_v13_0_notify_display_change
+ffffffff823003c0 T smu_v13_0_init_max_sustainable_clocks
+ffffffff82300630 t smu_v13_0_get_max_sustainable_clock
+ffffffff82300750 T smu_v13_0_get_current_power_limit
+ffffffff82300820 T smu_v13_0_set_power_limit
+ffffffff82300940 T smu_v13_0_enable_thermal_alert
+ffffffff823009d0 T smu_v13_0_disable_thermal_alert
+ffffffff82300a10 T smu_v13_0_get_gfx_vdd
+ffffffff82300ad0 T smu_v13_0_display_clock_voltage_request
+ffffffff82300c10 T smu_v13_0_set_hard_freq_limited_range
+ffffffff82300cf0 T smu_v13_0_get_fan_control_mode
+ffffffff82300d40 T smu_v13_0_set_fan_speed_pwm
+ffffffff82300f50 t smu_v13_0_set_fan_static_mode
+ffffffff82301110 T smu_v13_0_set_fan_control_mode
+ffffffff82301270 T smu_v13_0_set_fan_speed_rpm
+ffffffff82301410 T smu_v13_0_set_xgmi_pstate
+ffffffff82301430 T smu_v13_0_register_irq_handler
+ffffffff82301500 T smu_v13_0_get_max_sustainable_clocks_by_dc
+ffffffff82301590 T smu_v13_0_set_azalia_d3_pme
+ffffffff823015b0 T smu_v13_0_wait_for_event
+ffffffff82301610 T smu_v13_0_get_dpm_ultimate_freq
+ffffffff82301770 T smu_v13_0_set_soft_freq_limited_range
+ffffffff82301850 T smu_v13_0_set_performance_level
+ffffffff82301fe0 T smu_v13_0_set_power_source
+ffffffff82302040 T smu_v13_0_set_single_dpm_table
+ffffffff823022d0 T smu_v13_0_get_dpm_level_range
+ffffffff82302450 T smu_v13_0_get_current_pcie_link_width_level
+ffffffff823024a0 T smu_v13_0_get_current_pcie_link_width
+ffffffff82302500 T smu_v13_0_get_current_pcie_link_speed_level
+ffffffff82302550 T smu_v13_0_get_current_pcie_link_speed
+ffffffff823025a0 T smu_v13_0_set_vcn_enable
+ffffffff82302650 T smu_v13_0_set_jpeg_enable
+ffffffff82302670 T smu_v13_0_run_btc
+ffffffff823026f0 T smu_v13_0_gpo_control
+ffffffff82302780 T smu_v13_0_deep_sleep_control
+ffffffff823029f0 T smu_v13_0_gfx_ulv_control
+ffffffff82302a60 T smu_v13_0_baco_set_armd3_sequence
+ffffffff82302a80 T smu_v13_0_baco_is_support
+ffffffff82302b10 T smu_v13_0_baco_get_state
+ffffffff82302b40 T smu_v13_0_baco_set_state
+ffffffff82302c00 T smu_v13_0_baco_enter
+ffffffff82302d10 T smu_v13_0_baco_exit
+ffffffff82302db0 T smu_v13_0_set_gfx_power_up_by_imu
+ffffffff82302df0 T smu_v13_0_od_edit_dpm_table
+ffffffff823030b0 T smu_v13_0_set_default_dpm_tables
+ffffffff823030e0 T smu_v13_0_set_smu_mailbox_registers
+ffffffff82303150 T smu_v13_0_mode1_reset
+ffffffff823031d0 t smu_v13_0_set_irq_state
+ffffffff82303750 t smu_v13_0_irq_process
+ffffffff82303a50 t orderly_poweroff
+ffffffff82304000 T smu_v13_0_0_set_ppt_funcs
+ffffffff823040e0 t smu_v13_0_0_get_allowed_feature_mask
+ffffffff82304220 t smu_v13_0_0_set_default_dpm_table
+ffffffff82304650 t smu_v13_0_0_populate_umd_state_clk
+ffffffff82304780 t smu_v13_0_0_print_clk_levels
+ffffffff823048a0 t smu_v13_0_0_force_clk_levels
+ffffffff82304a20 t smu_v13_0_0_get_power_profile_mode
+ffffffff82304c70 t smu_v13_0_0_set_power_profile_mode
+ffffffff82304ec0 t smu_v13_0_0_read_sensor
+ffffffff823050e0 t smu_v13_0_0_is_dpm_running
+ffffffff82305130 t smu_v13_0_0_get_fan_speed_pwm
+ffffffff82305210 t smu_v13_0_0_get_fan_speed_rpm
+ffffffff82305280 t smu_v13_0_0_get_thermal_temperature_range
+ffffffff82305380 t smu_v13_0_0_dump_pptable
+ffffffff823053b0 t smu_v13_0_0_get_power_limit
+ffffffff82305490 t smu_v13_0_0_set_df_cstate
+ffffffff823054b0 t smu_v13_0_0_update_pcie_parameters
+ffffffff823055a0 t smu_v13_0_0_i2c_control_init
+ffffffff823056d0 t smu_v13_0_0_i2c_control_fini
+ffffffff82305710 t smu_v13_0_0_get_unique_id
+ffffffff823057c0 t smu_v13_0_0_init_smc_tables
+ffffffff823059b0 t smu_v13_0_0_set_mp1_state
+ffffffff823059f0 t smu_v13_0_0_setup_pptable
+ffffffff82305b30 t smu_v13_0_0_system_features_control
+ffffffff82305b40 t smu_v13_0_0_baco_enter
+ffffffff82305b90 t smu_v13_0_0_baco_exit
+ffffffff82305bf0 t smu_v13_0_0_is_mode1_reset_supported
+ffffffff82305c50 t smu_v13_0_0_mode1_reset
+ffffffff82305ce0 t smu_v13_0_0_get_dpm_ultimate_freq
+ffffffff82305e00 t smu_v13_0_0_get_gpu_metrics
+ffffffff82306230 t smu_v13_0_0_enable_mgpu_fan_boost
+ffffffff82306280 t smu_v13_0_0_smu_send_bad_mem_page_num
+ffffffff82306310 t smu_v13_0_0_send_bad_mem_channel_flag
+ffffffff823063a0 t smu_v13_0_0_get_smu_metrics_data
+ffffffff82306710 t smu_v13_0_get_throttler_status
+ffffffff823068d0 t smu_v13_0_0_i2c_xfer
+ffffffff82306b80 t smu_v13_0_0_i2c_func
+ffffffff82307000 T smu_v13_0_4_set_ppt_funcs
+ffffffff823070b0 t smu_v13_0_4_print_clk_levels
+ffffffff82307170 t smu_v13_0_4_force_clk_levels
+ffffffff82307410 t smu_v13_0_4_read_sensor
+ffffffff823076c0 t smu_v13_0_4_is_dpm_running
+ffffffff82307710 t smu_v13_0_4_set_watermarks_table
+ffffffff823078a0 t smu_v13_0_4_set_performance_level
+ffffffff82307de0 t smu_v13_0_4_init_smc_tables
+ffffffff82307f50 t smu_v13_0_4_fini_smc_tables
+ffffffff82308000 t smu_v13_0_4_system_features_control
+ffffffff82308050 t smu_v13_0_4_mode2_reset
+ffffffff82308070 t smu_v13_0_4_get_dpm_ultimate_freq
+ffffffff82308490 t smu_v13_0_4_get_gpu_metrics
+ffffffff82308660 t smu_v13_0_4_set_fine_grain_gfx_freq_parameters
+ffffffff823086c0 t smu_v13_0_4_get_smu_metrics_data
+ffffffff82309000 T smu_v13_0_5_set_ppt_funcs
+ffffffff82309090 t smu_v13_0_5_set_default_dpm_tables
+ffffffff823090c0 t smu_v13_0_5_print_clk_levels
+ffffffff82309170 t smu_v13_0_5_force_clk_levels
+ffffffff823092d0 t smu_v13_0_5_od_edit_dpm_table
+ffffffff82309590 t smu_v13_0_5_dpm_set_vcn_enable
+ffffffff823095b0 t smu_v13_0_5_dpm_set_jpeg_enable
+ffffffff823095d0 t smu_v13_0_5_read_sensor
+ffffffff823097f0 t smu_v13_0_5_is_dpm_running
+ffffffff82309840 t smu_v13_0_5_set_watermarks_table
+ffffffff823099d0 t smu_v13_0_5_set_performance_level
+ffffffff82309bb0 t smu_v13_0_5_init_smc_tables
+ffffffff82309d20 t smu_v13_0_5_fini_smc_tables
+ffffffff82309dd0 t smu_v13_0_5_system_features_control
+ffffffff82309e20 t smu_v13_0_5_mode2_reset
+ffffffff82309ea0 t smu_v13_0_5_get_dpm_ultimate_freq
+ffffffff8230a2e0 t smu_v13_0_5_get_gpu_metrics
+ffffffff8230a420 t smu_v13_0_5_set_fine_grain_gfx_freq_parameters
+ffffffff8230a480 t smu_v13_0_5_get_smu_metrics_data
+ffffffff8230b000 T smu_v13_0_7_set_ppt_funcs
+ffffffff8230b050 t smu_v13_0_7_get_allowed_feature_mask
+ffffffff8230b1c0 t smu_v13_0_7_set_default_dpm_table
+ffffffff8230b5f0 t smu_v13_0_7_populate_umd_state_clk
+ffffffff8230b720 t smu_v13_0_7_print_clk_levels
+ffffffff8230b840 t smu_v13_0_7_force_clk_levels
+ffffffff8230b9c0 t smu_v13_0_7_get_power_profile_mode
+ffffffff8230bca0 t smu_v13_0_7_set_power_profile_mode
+ffffffff8230bee0 t smu_v13_0_7_read_sensor
+ffffffff8230c0f0 t smu_v13_0_7_is_dpm_running
+ffffffff8230c140 t smu_v13_0_7_get_fan_speed_pwm
+ffffffff8230c220 t smu_v13_0_7_get_fan_speed_rpm
+ffffffff8230c290 t smu_v13_0_7_get_thermal_temperature_range
+ffffffff8230c380 t smu_v13_0_7_dump_pptable
+ffffffff8230c3b0 t smu_v13_0_7_get_power_limit
+ffffffff8230c490 t smu_v13_0_7_set_df_cstate
+ffffffff8230c4b0 t smu_v13_0_7_update_pcie_parameters
+ffffffff8230c5a0 t smu_v13_0_7_init_smc_tables
+ffffffff8230c790 t smu_v13_0_7_check_fw_status
+ffffffff8230c7e0 t smu_v13_0_7_set_mp1_state
+ffffffff8230c820 t smu_v13_0_7_setup_pptable
+ffffffff8230c980 t smu_v13_0_7_baco_enter
+ffffffff8230c9d0 t smu_v13_0_7_baco_exit
+ffffffff8230ca30 t smu_v13_0_7_is_mode1_reset_supported
+ffffffff8230ca70 t smu_v13_0_7_get_dpm_ultimate_freq
+ffffffff8230cb90 t smu_v13_0_7_get_gpu_metrics
+ffffffff8230cfa0 t smu_v13_0_7_enable_mgpu_fan_boost
+ffffffff8230cff0 t smu_v13_0_7_get_smu_metrics_data
+ffffffff8230d340 t smu_v13_0_7_get_throttler_status
+ffffffff8230e000 T yellow_carp_set_ppt_funcs
+ffffffff8230e040 t yellow_carp_set_default_dpm_tables
+ffffffff8230e070 t yellow_carp_print_clk_levels
+ffffffff8230e130 t yellow_carp_force_clk_levels
+ffffffff8230e3d0 t yellow_carp_od_edit_dpm_table
+ffffffff8230e690 t yellow_carp_dpm_set_vcn_enable
+ffffffff8230e6b0 t yellow_carp_dpm_set_jpeg_enable
+ffffffff8230e6d0 t yellow_carp_read_sensor
+ffffffff8230ea70 t yellow_carp_is_dpm_running
+ffffffff8230eac0 t yellow_carp_set_watermarks_table
+ffffffff8230ec50 t yellow_carp_set_performance_level
+ffffffff8230f190 t yellow_carp_init_smc_tables
+ffffffff8230f300 t yellow_carp_fini_smc_tables
+ffffffff8230f3b0 t yellow_carp_system_features_control
+ffffffff8230f400 t yellow_carp_get_gfxoff_status
+ffffffff8230f490 t yellow_carp_mode2_reset
+ffffffff8230f510 t yellow_carp_get_dpm_ultimate_freq
+ffffffff8230f960 t yellow_carp_get_gpu_metrics
+ffffffff8230fb20 t yellow_carp_post_smu_init
+ffffffff8230fba0 t yellow_carp_set_fine_grain_gfx_freq_parameters
+ffffffff8230fc00 t yellow_carp_get_smu_metrics_data
+ffffffff82310000 T smu_cmn_send_msg_without_waiting
+ffffffff82310170 T smu_cmn_wait_for_response
+ffffffff823102b0 T smu_cmn_send_smc_msg_with_param
+ffffffff823105d0 T smu_cmn_to_asic_specific_index
+ffffffff823106e0 t __smu_cmn_reg_print_error
+ffffffff82310930 T smu_cmn_send_smc_msg
+ffffffff82310950 T smu_cmn_send_debug_smc_msg
+ffffffff823109d0 T smu_cmn_feature_is_supported
+ffffffff82310a80 T smu_cmn_feature_is_enabled
+ffffffff82310b80 T smu_cmn_clk_dpm_is_enabled
+ffffffff82310c80 T smu_cmn_get_enabled_mask
+ffffffff82310d70 T smu_cmn_get_indep_throttler_status
+ffffffff82310e20 T smu_cmn_feature_update_enable_state
+ffffffff82310ec0 T smu_cmn_feature_set_enabled
+ffffffff82310f90 T smu_cmn_get_pp_feature_mask
+ffffffff82311140 T smu_cmn_set_pp_feature_mask
+ffffffff82311240 T smu_cmn_disable_all_features_with_exception
+ffffffff823112f0 T smu_cmn_get_smc_version
+ffffffff823113c0 T smu_cmn_update_table
+ffffffff82311520 T smu_cmn_write_watermarks_table
+ffffffff823115f0 T smu_cmn_write_pptable
+ffffffff823116b0 T smu_cmn_get_metrics_table
+ffffffff82311810 T smu_cmn_get_combo_pptable
+ffffffff823118e0 T smu_cmn_init_soft_gpu_metrics
+ffffffff823119c0 T smu_cmn_set_mp1_state
+ffffffff82311a60 T smu_cmn_is_audio_func_enabled
+ffffffff82312000 T pci_mcfg_init
+ffffffff82312050 T pci_lookup_segment
+ffffffff823120b0 T pci_attach_hook
+ffffffff823120e0 T pci_bus_maxdevs
+ffffffff82312110 T pci_make_tag
+ffffffff82312180 T pci_decompose_tag
+ffffffff823121e0 T pci_conf_size
+ffffffff82312240 T pci_mcfg_map_bus
+ffffffff823122c0 T pci_conf_read
+ffffffff82312410 T pci_conf_write
+ffffffff82312550 T pci_msix_table_map
+ffffffff82312670 T pci_msix_table_unmap
+ffffffff82312710 T msi_hwmask
+ffffffff82312740 T msi_hwunmask
+ffffffff82312770 T msi_addroute
+ffffffff82312870 T msi_delroute
+ffffffff823128e0 T pci_intr_map_msi
+ffffffff82312960 T msix_hwmask
+ffffffff82312990 T msix_hwunmask
+ffffffff823129c0 T msix_addroute
+ffffffff82312bc0 T msix_delroute
+ffffffff82312d20 T pci_intr_map_msix
+ffffffff82312df0 T pci_intr_map
+ffffffff82313010 T pci_intr_string
+ffffffff823130f0 T pci_intr_establish
+ffffffff82313140 T pci_intr_establish_cpu
+ffffffff823132a0 T pci_intr_disestablish
+ffffffff823132c0 T pci_init_extents
+ffffffff823134a0 T pci_probe_device_hook
+ffffffff823134e0 T pci_dev_postattach
+ffffffff823134f0 T pci_min_powerstate
+ffffffff82313500 T pci_set_powerstate_md
+ffffffff82314000 T pciide_machdep_compat_intr_establish
+ffffffff82314060 T pciide_machdep_compat_intr_disestablish
+ffffffff82315000 T vga_post_init
+ffffffff82315310 t vm86_emu_inb
+ffffffff82315360 t vm86_emu_inw
+ffffffff823153a0 t vm86_emu_inl
+ffffffff823153e0 t vm86_emu_outb
+ffffffff82315430 t vm86_emu_outw
+ffffffff82315470 t vm86_emu_outl
+ffffffff823154b0 T vga_post_call
+ffffffff82315520 T vga_post_free
+ffffffff82315590 T ddb_vgapost
+ffffffff82316000 T pchbmatch
+ffffffff82316040 T pchbattach
+ffffffff823164b0 T pchbactivate
+ffffffff82316520 T pchb_amd64ht_attach
+ffffffff82316670 T pchb_rnd
+ffffffff823166f0 T pchb_print
+ffffffff82317000 T amas_match
+ffffffff82317050 T amas_attach
+ffffffff823170b0 T amas_intl_nodes
+ffffffff82317140 T amas_get_pagerange
+ffffffff82318000 T agp_flush_cache
+ffffffff82318030 T agp_flush_cache_range
+ffffffff82318040 T agp_init_map
+ffffffff82318110 T agp_destroy_map
+ffffffff82318150 T agp_map_subregion
+ffffffff82318180 T agp_unmap_subregion
+ffffffff823181b0 T agp_map_atomic
+ffffffff823181e0 T agp_unmap_atomic
+ffffffff82319000 T cardslotmatch
+ffffffff82319050 T cardslotattach
+ffffffff823192a0 T cardslot_event
+ffffffff82319300 T cardslot_cb_print
+ffffffff82319350 T cardslot_16_print
+ffffffff823193a0 T cardslot_16_submatch
+ffffffff823193f0 T cardslot_event_throw
+ffffffff82319490 T cardslot_process_event
+ffffffff8231a000 T cardbusmatch
+ffffffff8231a050 T cardbusattach
+ffffffff8231a130 T cardbus_read_tuples
+ffffffff8231a4e0 T parse_tuple
+ffffffff8231a760 T cardbus_attach_card
+ffffffff8231aee0 T enable_function
+ffffffff8231af80 T decode_tuples
+ffffffff8231b050 T cardbusprint
+ffffffff8231b140 T cardbussubmatch
+ffffffff8231b1a0 T disable_function
+ffffffff8231b200 T cardbus_detach_card
+ffffffff8231b2e0 T cardbus_intr_establish
+ffffffff8231b310 T cardbus_intr_disestablish
+ffffffff8231b330 T cardbus_function_enable
+ffffffff8231b410 T cardbus_function_disable
+ffffffff8231b470 T cardbus_matchbyid
+ffffffff8231b4e0 T decode_tuple
+ffffffff8231c000 T cardbus_mapreg_map
+ffffffff8231c1b0 T cardbus_mapreg_unmap
+ffffffff8231d000 T cardbus_read_exrom
+ffffffff8231e000 T rbus_space_alloc
+ffffffff8231e060 T rbus_space_alloc_subregion
+ffffffff8231e240 T rbus_space_free
+ffffffff8231e2d0 T rbus_new_body
+ffffffff8231e360 T rbus_new_root_delegate
+ffffffff8231e430 T rbus_new_root_share
+ffffffff8231f000 T com_cardbus_match
+ffffffff8231f070 T com_cardbus_attach
+ffffffff8231f220 T com_cardbus_detach
+ffffffff8231f2c0 T com_cardbus_find_csdev
+ffffffff8231f440 T com_cardbus_gofigure
+ffffffff8231f900 T com_cardbus_enable
+ffffffff8231f9d0 T com_cardbus_disable
+ffffffff8231fa20 T com_cardbus_setup
+ffffffff82320000 T xl_cardbus_match
+ffffffff82320090 T xl_cardbus_attach
+ffffffff82320420 T xl_cardbus_detach
+ffffffff823204e0 T xl_cardbus_lookup
+ffffffff823205a0 T xl_cardbus_intr_ack
+ffffffff82321000 T dc_cardbus_match
+ffffffff82321030 T dc_cardbus_attach
+ffffffff823213c0 T dc_cardbus_detach
+ffffffff82321460 T dc_cardbus_setup
+ffffffff82322000 T fxp_cardbus_match
+ffffffff82322030 T fxp_cardbus_attach
+ffffffff82322240 T fxp_cardbus_detach
+ffffffff823222d0 T fxp_cardbus_setup
+ffffffff82323000 t rl_cardbus_match
+ffffffff82323030 t rl_cardbus_attach
+ffffffff823231d0 t rl_cardbus_detach
+ffffffff82323290 T rl_cardbus_setup
+ffffffff82324000 T re_cardbus_probe
+ffffffff82324030 T re_cardbus_attach
+ffffffff82324230 T re_cardbus_detach
+ffffffff82324310 T re_cardbus_setup
+ffffffff82325000 T ath_cardbus_match
+ffffffff82325050 T ath_cardbus_attach
+ffffffff82325180 T ath_cardbus_detach
+ffffffff82325250 T ath_cardbus_enable
+ffffffff82325320 T ath_cardbus_disable
+ffffffff82325370 T ath_cardbus_power
+ffffffff823253b0 T ath_cardbus_setup
+ffffffff82326000 T athn_cardbus_match
+ffffffff82326030 T athn_cardbus_attach
+ffffffff82326170 T athn_cardbus_detach
+ffffffff82326210 T athn_cardbus_enable
+ffffffff823262e0 T athn_cardbus_disable
+ffffffff82326330 T athn_cardbus_power
+ffffffff82326370 T athn_cardbus_read
+ffffffff823263a0 T athn_cardbus_write
+ffffffff823263d0 T athn_cardbus_write_barrier
+ffffffff82326400 T athn_cardbus_setup
+ffffffff82327000 T atw_cardbus_match
+ffffffff82327030 T atw_cardbus_attach
+ffffffff82327220 T atw_cardbus_detach
+ffffffff823272e0 T atw_cardbus_enable
+ffffffff823273b0 T atw_cardbus_disable
+ffffffff82327400 T atw_cardbus_power
+ffffffff82327440 T atw_cardbus_setup
+ffffffff82328000 T rtw_cardbus_match
+ffffffff82328030 T rtw_cardbus_attach
+ffffffff82328280 T rtw_cardbus_detach
+ffffffff823283a0 T rtw_cardbus_intr_ack
+ffffffff823283c0 T rtw_cardbus_funcregen
+ffffffff82328420 T rtw_cardbus_enable
+ffffffff82328580 T rtw_cardbus_disable
+ffffffff82328660 T rtw_cardbus_power
+ffffffff823286a0 T rtw_cardbus_setup
+ffffffff82329000 T ral_cardbus_match
+ffffffff82329030 T ral_cardbus_attach
+ffffffff82329230 T ral_cardbus_detach
+ffffffff823292e0 T ral_cardbus_activate
+ffffffff82329370 T ral_cardbus_enable
+ffffffff823294d0 T ral_cardbus_disable
+ffffffff82329520 T ral_cardbus_setup
+ffffffff823295c0 T ral_cardbus_wakeup
+ffffffff8232a000 T acx_cardbus_match
+ffffffff8232a030 T acx_cardbus_attach
+ffffffff8232a260 T acx_cardbus_detach
+ffffffff8232a380 T acx_cardbus_enable
+ffffffff8232a450 T acx_cardbus_disable
+ffffffff8232a4a0 T acx_cardbus_power
+ffffffff8232a4e0 T acx_cardbus_setup
+ffffffff8232b000 T pgt_cardbus_match
+ffffffff8232b030 T pgt_cardbus_attach
+ffffffff8232b230 T pgt_cardbus_detach
+ffffffff8232b2e0 T pgt_cardbus_enable
+ffffffff8232b440 T pgt_cardbus_disable
+ffffffff8232b490 T pgt_cardbus_power
+ffffffff8232b4f0 T pgt_cardbus_setup
+ffffffff8232c000 T ehci_cardbus_match
+ffffffff8232c040 T ehci_cardbus_attach
+ffffffff8232c2e0 T ehci_cardbus_detach
+ffffffff8232d000 T ohci_cardbus_match
+ffffffff8232d040 T ohci_cardbus_attach
+ffffffff8232d2d0 T ohci_cardbus_detach
+ffffffff8232e000 T uhci_cardbus_match
+ffffffff8232e040 T uhci_cardbus_attach
+ffffffff8232e350 T uhci_cardbus_detach
+ffffffff8232f000 T malo_cardbus_match
+ffffffff8232f030 T malo_cardbus_attach
+ffffffff8232f270 T malo_cardbus_detach
+ffffffff8232f340 T malo_cardbus_enable
+ffffffff8232f4b0 T malo_cardbus_disable
+ffffffff8232f500 T malo_cardbus_setup
+ffffffff82330000 T bwi_cardbus_match
+ffffffff82330030 T bwi_cardbus_attach
+ffffffff823302a0 T bwi_cardbus_detach
+ffffffff82330350 T bwi_cardbus_enable
+ffffffff823304b0 T bwi_cardbus_disable
+ffffffff82330500 T bwi_cardbus_setup
+ffffffff823305a0 T bwi_cardbus_conf_read
+ffffffff823305d0 T bwi_cardbus_conf_write
+ffffffff82331000 T rbus_pccbb_parent_mem
+ffffffff82331060 T rbus_pccbb_parent_io
+ffffffff823310d0 T pccbb_attach_hook
+ffffffff82332000 T pcmcia_match
+ffffffff82332050 T pcmcia_attach
+ffffffff823320d0 T pcmcia_activate
+ffffffff82332180 T pcmcia_ccr_read
+ffffffff823321d0 T pcmcia_ccr_write
+ffffffff82332240 T pcmcia_card_attach
+ffffffff82332450 T pcmcia_print
+ffffffff823326b0 T pcmcia_submatch
+ffffffff82332700 T pcmcia_card_detach
+ffffffff823327b0 T pcmcia_card_deactivate
+ffffffff82332820 T pcmcia_card_gettype
+ffffffff82332880 T pcmcia_function_init
+ffffffff823328d0 T pcmcia_function_enable
+ffffffff82332d00 T pcmcia_function_disable
+ffffffff82332e20 T pcmcia_io_map
+ffffffff82333060 T pcmcia_intr_establish
+ffffffff823332d0 T pcmcia_card_intr
+ffffffff823333f0 T pcmcia_intr_disestablish
+ffffffff82333610 T pcmcia_intr_string
+ffffffff82334000 T pcmcia_cis_read_1
+ffffffff823340f0 T pcmcia_read_cis
+ffffffff823341e0 T pcmcia_scan_cis
+ffffffff82335cc0 T pcmcia_parse_cis_tuple
+ffffffff82336e60 T pcmcia_print_cis
+ffffffff82338000 T pcmcia_check_cis_quirks
+ffffffff82339000 T ep_pcmcia_match
+ffffffff82339110 T ep_pcmcia_attach
+ffffffff82339560 T ep_pcmcia_detach
+ffffffff82339600 T ep_pcmcia_activate
+ffffffff823396e0 T ep_pcmcia_lookup
+ffffffff823397f0 T ep_pcmcia_enable1
+ffffffff823398a0 T ep_pcmcia_get_enaddr
+ffffffff8233a000 T ne_pcmcia_match
+ffffffff8233a140 T ne_pcmcia_attach
+ffffffff8233a760 T ne_pcmcia_detach
+ffffffff8233a820 T ne_pcmcia_activate
+ffffffff8233a910 T ne_pcmcia_get_enaddr
+ffffffff8233aaf0 T ne_pcmcia_dl10019_get_enaddr
+ffffffff8233ad40 T ne_pcmcia_ax88190_set_iobase
+ffffffff8233b000 T aic_pcmcia_match
+ffffffff8233b0b0 T aic_pcmcia_attach
+ffffffff8233b2b0 T aic_pcmcia_detach
+ffffffff8233c000 T com_pcmcia_match
+ffffffff8233c220 T com_pcmcia_attach
+ffffffff8233c500 T com_pcmcia_detach
+ffffffff8233c5a0 T com_pcmcia_activate
+ffffffff8233c660 T com_pcmcia_enable1
+ffffffff8233c710 T com_pcmcia_enable
+ffffffff8233c810 T com_pcmcia_disable
+ffffffff8233c850 T com_pcmcia_disable1
+ffffffff8233d000 t wdc_pcmcia_match
+ffffffff8233d0d0 t wdc_pcmcia_attach
+ffffffff8233d540 T wdc_pcmcia_detach
+ffffffff8233d640 T wdc_pcmcia_activate
+ffffffff8233d760 T wdc_pcmcia_disk_device_interface_callback
+ffffffff8233d800 T wdc_pcmcia_disk_device_interface
+ffffffff8233d860 T wdc_pcmcia_lookup
+ffffffff8233e000 T sm_pcmcia_match
+ffffffff8233e100 T sm_pcmcia_attach
+ffffffff8233e320 T sm_pcmcia_detach
+ffffffff8233e3c0 T sm_pcmcia_activate
+ffffffff8233e450 T sm_pcmcia_funce_enaddr
+ffffffff8233e470 T sm_pcmcia_ascii_enaddr
+ffffffff8233e570 T sm_pcmcia_lannid_ciscallback
+ffffffff8233e680 T sm_pcmcia_enable
+ffffffff8233e720 T sm_pcmcia_disable
+ffffffff8233f000 T xe_pcmcia_match
+ffffffff8233f050 T xe_pcmcia_attach
+ffffffff8233f7a0 T xe_pcmcia_detach
+ffffffff8233f860 T xe_pcmcia_activate
+ffffffff8233fb50 T xe_pcmcia_interpret_manfid
+ffffffff8233fbf0 T xe_pcmcia_funce_enaddr
+ffffffff8233fc10 T xe_ioctl
+ffffffff8233ff70 T xe_start
+ffffffff82340210 T xe_watchdog
+ffffffff82340250 T xe_intr
+ffffffff82340620 T xe_full_reset
+ffffffff82340bf0 T xe_mdi_read
+ffffffff82341580 T xe_mdi_write
+ffffffff82341e90 T xe_statchg
+ffffffff82341ec0 T xe_mediachange
+ffffffff82341f50 T xe_mediastatus
+ffffffff82341fb0 T xe_init
+ffffffff82342010 T xe_stop
+ffffffff82342140 T xe_reset
+ffffffff823422b0 T xe_pcmcia_lan_nid_ciscallback
+ffffffff82342400 T xe_pcmcia_manfid_ciscallback
+ffffffff82342520 T xe_get
+ffffffff823427f0 T xe_set_address
+ffffffff82342ab0 T xe_cycle_power
+ffffffff82343000 T wi_pcmcia_match
+ffffffff82343130 T wi_pcmcia_attach
+ffffffff823433e0 T wi_pcmcia_detach
+ffffffff823434a0 T wi_pcmcia_activate
+ffffffff82343590 T wi_pcmcia_wakeup
+ffffffff82344000 T malo_pcmcia_match
+ffffffff82344050 T malo_pcmcia_attach
+ffffffff82344220 T malo_pcmcia_detach
+ffffffff823442a0 T malo_pcmcia_activate
+ffffffff82344500 T cmalo_intr
+ffffffff82344760 T cmalo_attach
+ffffffff82344c60 T cmalo_detach
+ffffffff82344d40 T cmalo_stop
+ffffffff82344e80 T malo_pcmcia_wakeup
+ffffffff82344f20 T cmalo_init
+ffffffff823452a0 T cmalo_intr_mask
+ffffffff82345330 T cmalo_fw_alloc
+ffffffff82345400 T cmalo_fw_load_helper
+ffffffff82345660 T cmalo_fw_load_main
+ffffffff82345ab0 T cmalo_cmd_get_hwspec
+ffffffff82345c00 T cmalo_ioctl
+ffffffff82346020 T cmalo_start
+ffffffff823460c0 T cmalo_watchdog
+ffffffff823460f0 T cmalo_newstate
+ffffffff82346380 T cmalo_media_change
+ffffffff823463e0 T cmalo_cmd_set_scan
+ffffffff82346510 T cmalo_fw_free
+ffffffff82346590 T cmalo_cmd_set_macctrl
+ffffffff823466f0 T cmalo_cmd_set_txpower
+ffffffff82346850 T cmalo_cmd_set_antenna
+ffffffff823469c0 T cmalo_cmd_set_radio
+ffffffff82346b20 T cmalo_cmd_set_channel
+ffffffff82346c80 T cmalo_cmd_set_rate
+ffffffff82346e00 T cmalo_cmd_set_snmp
+ffffffff82346f90 T cmalo_cmd_set_macaddr
+ffffffff823470f0 T cmalo_wep
+ffffffff823471a0 T cmalo_cmd_set_reset
+ffffffff823472a0 T cmalo_select_network
+ffffffff823473a0 T cmalo_cmd_set_auth
+ffffffff82347460 T cmalo_cmd_set_assoc
+ffffffff823477c0 T cmalo_reflect_network
+ffffffff823478b0 T cmalo_tx_done
+ffffffff82347970 T cmalo_rx
+ffffffff82347b70 T cmalo_cmd_response
+ffffffff82347d90 T cmalo_event
+ffffffff82347e00 T cmalo_tx
+ffffffff82347fe0 T cmalo_cmd_set_wep
+ffffffff82348230 T cmalo_rate2bitmap
+ffffffff82348270 T cmalo_hexdump
+ffffffff823482a0 T cmalo_cmd_request
+ffffffff82348400 T cmalo_cmd_rsp_hwspec
+ffffffff82348470 T cmalo_cmd_rsp_scan
+ffffffff82348680 T cmalo_parse_elements
+ffffffff82348780 T cmalo_cmd_rsp_assoc
+ffffffff823487c0 T cmalo_cmd_set_80211d
+ffffffff823488c0 T cmalo_cmd_set_bgscan_config
+ffffffff82348a20 T cmalo_cmd_set_bgscan_query
+ffffffff82349000 T an_pcmcia_match
+ffffffff82349060 T an_pcmcia_attach
+ffffffff82349250 T an_pcmcia_detach
+ffffffff823492e0 T an_pcmcia_activate
+ffffffff8234a000 T pcibmatch
+ffffffff8234a0d0 T pcibattach
+ffffffff8234a110 T pcib_callback
+ffffffff8234a190 T pcib_print
+ffffffff8234b000 T amdpcib_match
+ffffffff8234b050 T amdpcib_attach
+ffffffff8234b180 T amdpcib_get_timecount
+ffffffff8234c000 T tcpcib_match
+ffffffff8234c050 T tcpcib_attach
+ffffffff8234c310 T tcpcib_activate
+ffffffff8234c5c0 T tcpcib_wdt_init
+ffffffff8234c6f0 T tcpcib_wdt_start
+ffffffff8234c720 T tcpcib_wdt_stop
+ffffffff8234c7a0 T tcpcib_hpet_get_timecount
+ffffffff8234c7d0 T tcpcib_wdt_cb
+ffffffff8234d000 T aapic_match
+ffffffff8234d040 T aapic_attach
+ffffffff8234d120 t __llvm_retpoline_r11
+ffffffff8234e000 T hme_config
+ffffffff8234e580 T hme_stop
+ffffffff8234e790 T hme_start
+ffffffff8234eaa0 T hme_ioctl
+ffffffff8234ec50 T hme_watchdog
+ffffffff8234ecb0 t hme_mii_readreg
+ffffffff8234ee30 t hme_mii_writereg
+ffffffff8234efb0 t hme_mii_statchg
+ffffffff8234f030 T hme_mediachange
+ffffffff8234f120 T hme_mediastatus
+ffffffff8234f190 T hme_mifinit
+ffffffff8234f250 T hme_tick
+ffffffff8234f380 T hme_unconfig
+ffffffff8234f470 T hme_fill_rx_ring
+ffffffff8234f610 T hme_reset
+ffffffff8234f650 T hme_init
+ffffffff8234fb90 T hme_meminit
+ffffffff8234fd10 T hme_iff
+ffffffff8234fec0 T hme_tint
+ffffffff82350010 T hme_rint
+ffffffff823501e0 T hme_eint
+ffffffff82350290 T hme_intr
+ffffffff82350390 T hme_newbuf
+ffffffff82351000 T hmematch_pci
+ffffffff82351040 T hmeattach_pci
+ffffffff82351310 T hmedetach_pci
+ffffffff82351390 T hme_pci_enaddr
+ffffffff82352000 T isamatch
+ffffffff82352050 T isaattach
+ffffffff82352180 T isascan
+ffffffff823525a0 T isaprint
+ffffffff82352760 T isa_intr_typename
+ffffffff82353000 T isadmamatch
+ffffffff82353040 T isadmaattach
+ffffffff82353230 T isa_dmacascade
+ffffffff82353320 T isa_dmamap_create
+ffffffff82353400 T isa_dmamap_destroy
+ffffffff82353470 T isa_dmastart
+ffffffff823538e0 T isa_dmaabort
+ffffffff823539e0 T isa_dmacount
+ffffffff82353ba0 T isa_dmafinished
+ffffffff82353c60 T isa_dmadone
+ffffffff82353df0 T isa_dmamem_alloc
+ffffffff82353ec0 T isa_dmamem_free
+ffffffff82353f40 T isa_dmamem_map
+ffffffff82353fc0 T isa_dmamem_unmap
+ffffffff82354000 T isa_dmamem_mmap
+ffffffff823540a0 T isa_drq_isfree
+ffffffff82354110 T isa_malloc
+ffffffff823542c0 T isa_free
+ffffffff823543f0 T isa_mappage
+ffffffff82355000 T fdcprobe
+ffffffff82355280 T fdcattach
+ffffffff823553c0 T out_fdc
+ffffffff82355490 T fdcintr
+ffffffff823554a0 T fdc_create_kthread
+ffffffff82355510 T fdcattach_deferred
+ffffffff823555d0 T fdcpseudointr
+ffffffff82355610 T fddprint
+ffffffff82355660 T fdcresult
+ffffffff82355740 T fdcstart
+ffffffff82355770 T fdcstatus
+ffffffff82356000 T fdprobe
+ffffffff82356190 T fdattach
+ffffffff823562d0 T fdactivate
+ffffffff82356370 T fdgetdisklabel
+ffffffff82356490 T fdstrategy
+ffffffff823566c0 T fd_motor_on
+ffffffff82356720 T fd_motor_off
+ffffffff82356800 T fdtimeout
+ffffffff82356880 T fd_nvtotype
+ffffffff823568f0 T fdstart
+ffffffff823569a0 T fdfinish
+ffffffff82356af0 T fdread
+ffffffff82356b20 T fdwrite
+ffffffff82356b50 T fd_set_motor
+ffffffff82356c10 T fdintr
+ffffffff82357980 T fdopen
+ffffffff82357bd0 T fdclose
+ffffffff82357c60 T fdsize
+ffffffff82357c90 T fddump
+ffffffff82357cc0 T fdretry
+ffffffff82357e60 T fdioctl
+ffffffff82358310 T fdformat
+ffffffff82359000 T com_isa_probe
+ffffffff823590d0 T com_isa_attach
+ffffffff8235a000 T pckbc_isa_match
+ffffffff8235a1e0 T pckbc_isa_attach
+ffffffff8235a390 T pckbc_isa_activate
+ffffffff8235b000 T vga_isa_match
+ffffffff8235b0f0 T vga_isa_attach
+ffffffff8235b130 T vga_isa_cnattach
+ffffffff8235c000 T wdc_isa_probe
+ffffffff8235c130 T wdc_isa_attach
+ffffffff8235c350 t wdc_isa_dma_init
+ffffffff8235c3c0 t wdc_isa_dma_start
+ffffffff8235c3f0 t wdc_isa_dma_finish
+ffffffff8235d000 T mpu_open
+ffffffff8235d180 T mpu_close
+ffffffff8235d2b0 T mpu_output
+ffffffff8235d3c0 T mpu_getinfo
+ffffffff8235d400 T mpu_find
+ffffffff8235d560 T mpu_reset
+ffffffff8235d680 T mpu_readinput
+ffffffff8235d710 T mpu_intr
+ffffffff8235e000 T mpu_isa_match
+ffffffff8235e060 T mpu_isa_attach
+ffffffff8235e0f0 T mpu_test
+ffffffff8235f000 T pcppi_match
+ffffffff8235f1d0 T pcppi_attach
+ffffffff8235f2e0 t pcppi_bell_stop
+ffffffff8235f370 T pcppi_kbd_bell
+ffffffff8235f3a0 T pcppi_bell
+ffffffff82360000 T spkrprobe
+ffffffff82360040 T spkrattach
+ffffffff823600a0 T spkropen
+ffffffff82360160 T spkrwrite
+ffffffff82360920 T spkrclose
+ffffffff823609a0 T spkrioctl
+ffffffff82360b60 t rest
+ffffffff82360bc0 t playtone
+ffffffff82361000 T lpt_isa_probe
+ffffffff82361430 T lpt_isa_attach
+ffffffff82362000 T wbsio_probe
+ffffffff82362160 T wbsio_attach
+ffffffff823624e0 T wbsio_print
+ffffffff82363000 T schsio_probe
+ffffffff82363110 T schsio_attach
+ffffffff823632e0 T schsio_activate
+ffffffff82363320 T schsio_config_read
+ffffffff82363360 T schsio_config_write
+ffffffff823633b0 T schsio_wdt_init
+ffffffff823634c0 T schsio_hwm_init
+ffffffff823637e0 T schsio_hwm_update
+ffffffff82363d70 T schsio_hwm_read
+ffffffff82363dc0 T schsio_wdt_cb
+ffffffff82364000 T lm_isa_match
+ffffffff823641b0 T lm_isa_attach
+ffffffff82364380 T lm_wbsio_match
+ffffffff82364540 T lm_isa_writereg
+ffffffff823645a0 T lm_isa_readreg
+ffffffff82364600 T lm_isa_remove_alias
+ffffffff82365000 T it_match
+ffffffff823652d0 T it_enter
+ffffffff82365360 T it_readreg
+ffffffff823653a0 T it_writereg
+ffffffff823653f0 T it_exit
+ffffffff82365440 T it_attach
+ffffffff82365aa0 T it_wdog_cb
+ffffffff82365d40 T it_ec_refresh
+ffffffff82366360 T it_ec_writereg
+ffffffff823663b0 T it_ec_readreg
+ffffffff82366400 T it_activate
+ffffffff82367000 T uguru_refresh_temp
+ffffffff823670d0 T uguru_refresh_volt
+ffffffff82367180 T uguru_refresh_fan
+ffffffff82367250 T uguru_match
+ffffffff823673e0 T uguru_attach
+ffffffff82367970 T uguru_read_multi
+ffffffff82367a50 T uguru_ac5_read
+ffffffff82367cc0 T uguru_read_sensor
+ffffffff82367fe0 T uguru_ac5_read_sensor
+ffffffff82368070 T uguru_refresh
+ffffffff82368100 T uguru_write_multi
+ffffffff82369000 T aps_match
+ffffffff82369100 T aps_attach
+ffffffff82369380 T aps_activate
+ffffffff82369420 T aps_do_io
+ffffffff823695f0 T aps_init
+ffffffff82369750 T aps_refresh
+ffffffff82369780 T aps_read_data
+ffffffff82369860 T aps_refresh_sensor_data
+ffffffff8236a000 T _isa_bus_dmamap_create
+ffffffff8236a160 T _isa_bus_dmamap_destroy
+ffffffff8236a220 T _isa_bus_dmamap_load
+ffffffff8236a4c0 T _isa_bus_dmamap_load_mbuf
+ffffffff8236a4e0 T _isa_bus_dmamap_load_uio
+ffffffff8236a500 T _isa_bus_dmamap_load_raw
+ffffffff8236a520 T _isa_bus_dmamap_unload
+ffffffff8236a5e0 T _isa_bus_dmamap_sync
+ffffffff8236a6e0 T _isa_bus_dmamem_alloc
+ffffffff8236a790 T isa_intr_alloc
+ffffffff8236a890 T isa_intr_check
+ffffffff8236a900 T isa_intr_establish
+ffffffff8236a9d0 T isa_intr_disestablish
+ffffffff8236a9f0 T isa_attach_hook
+ffffffff8236aa50 T _isa_dma_alloc_bouncebuf
+ffffffff8236ab40 T _isa_dma_free_bouncebuf
+ffffffff8236abf0 T _isa_dma_check_buffer
+ffffffff8236b000 T wsdisplay_emul_match
+ffffffff8236b080 T wsdisplay_emul_attach
+ffffffff8236b160 T wsdisplay_emul_detach
+ffffffff8236b170 T wsdisplay_activate
+ffffffff8236b1f0 T wsdisplay_getc_dummy
+ffffffff8236b220 T wsdisplay_cnputc
+ffffffff8236b2a0 T wsdisplay_pollc
+ffffffff8236b330 T wsscreen_attach
+ffffffff8236b4c0 T wsdisplay_emulbell_task
+ffffffff8236b550 T wsscreen_detach
+ffffffff8236b600 T wsdisplay_screentype_pick
+ffffffff8236b6c0 T wsdisplay_addscreen_print
+ffffffff8236b740 T wsdisplay_addscreen
+ffffffff8236b930 T allocate_copybuffer
+ffffffff8236ba60 T wsdisplay_getscreen
+ffffffff8236bb10 T wsdisplay_closescreen
+ffffffff8236bc70 T wsdisplayopen
+ffffffff8236be40 T wsdisplay_delscreen
+ffffffff8236c000 T wsdisplay_update_rawkbd
+ffffffff8236c0f0 T wsdisplay_common_attach
+ffffffff8236c4a0 T wsdisplay_common_detach
+ffffffff8236c6d0 T wsdisplay_switchtoconsole
+ffffffff8236c740 T wsemuldisplaydevprint
+ffffffff8236c790 T wsemuldisplaydevsubmatch
+ffffffff8236c7e0 T wsdisplay_burner
+ffffffff8236c8b0 T wsdisplay_burn
+ffffffff8236c930 T wsdisplay_cnattach
+ffffffff8236ca80 T wsdisplaystart
+ffffffff8236cd70 T wsdisplayparam
+ffffffff8236cdc0 T wsdisplayclose
+ffffffff8236cf40 T wsdisplay_kbdholdscr
+ffffffff8236cfa0 T wsdisplay_internal_ioctl
+ffffffff8236d700 T wsdisplayread
+ffffffff8236d780 T wsdisplaywrite
+ffffffff8236d800 T wsdisplaytty
+ffffffff8236d870 T wsdisplayioctl
+ffffffff8236da10 T wsdisplay_cfg_ioctl
+ffffffff8236dd90 T wsdisplay_param
+ffffffff8236de60 T wsdisplay_driver_ioctl
+ffffffff8236df30 T wsdisplay_burner_setup
+ffffffff8236e090 T wsdisplay_switch
+ffffffff8236e320 T wsmoused
+ffffffff8236e430 T wsdisplaymmap
+ffffffff8236e4b0 T wsdisplaykqfilter
+ffffffff8236e510 T mouse_remove
+ffffffff8236e5d0 T wsdisplaystop
+ffffffff8236e640 T wsdisplay_emulbell
+ffffffff8236e690 T wsdisplay_emulinput
+ffffffff8236e730 T wsdisplay_kbdinput
+ffffffff8236e830 T wsdisplay_rawkbdinput
+ffffffff8236e8d0 T wsdisplay_switch3
+ffffffff8236ea80 T wsdisplay_switch1
+ffffffff8236ebd0 T wsdisplay_switch2
+ffffffff8236ed70 T wsdisplay_reset
+ffffffff8236ede0 T wsscreen_attach_sync
+ffffffff8236ee50 T wsscreen_detach_sync
+ffffffff8236ee90 T wsscreen_lookup_sync
+ffffffff8236eee0 T wsdisplay_maxscreenidx
+ffffffff8236ef10 T wsdisplay_screenstate
+ffffffff8236ef60 T wsdisplay_getactivescreen
+ffffffff8236efa0 T wsscreen_switchwait
+ffffffff8236f0c0 T wsdisplay_kbdholdscreen
+ffffffff8236f130 T wsdisplay_set_console_kbd
+ffffffff8236f1a0 T wsdisplay_set_cons_kbd
+ffffffff8236f1e0 T wsdisplay_unset_cons_kbd
+ffffffff8236f230 T wsdisplay_enter_ddb
+ffffffff8236f2c0 T wsdisplay_suspend
+ffffffff8236f330 T wsdisplay_suspend_device
+ffffffff8236f570 T wsdisplay_resume
+ffffffff8236f650 T wsdisplay_resume_device
+ffffffff8236f6f0 T wsscrollback
+ffffffff8236f770 T wsdisplay_get_param
+ffffffff8236f8b0 T wsdisplay_set_param
+ffffffff8236f9b0 T wsdisplay_brightness_step
+ffffffff8236fb50 T wsdisplay_brightness_zero
+ffffffff8236fc60 T wsdisplay_brightness_cycle
+ffffffff8236fcd0 T motion_event
+ffffffff8236fd90 T button_event
+ffffffff8236ff20 T ctrl_event
+ffffffff82370130 T mouse_moverel
+ffffffff82370260 T mouse_zaxis
+ffffffff823702f0 T mouse_copy_end
+ffffffff82370360 T mouse_copy_selection
+ffffffff823704b0 T mouse_copy_start
+ffffffff82370620 T mouse_copy_word
+ffffffff82370950 T mouse_copy_line
+ffffffff82370ab0 T mouse_paste
+ffffffff82370b50 T mouse_copy_extend_after
+ffffffff82370c50 T mouse_copy_extend
+ffffffff82370ce0 T inverse_char
+ffffffff82370de0 T inverse_region
+ffffffff82370e50 T skip_spc_right
+ffffffff82370f40 T skip_spc_left
+ffffffff82371010 T skip_char_right
+ffffffff82371110 T skip_char_left
+ffffffff82371210 T class_cmp
+ffffffff823712e0 T remove_selection
+ffffffff82371380 T mouse_copy_extend_char
+ffffffff823716e0 T mouse_copy_extend_word
+ffffffff82371c90 T mouse_copy_extend_line
+ffffffff82371f40 T mouse_hide
+ffffffff82372000 T usl_sync_init
+ffffffff82372150 T usl_attachtimeout
+ffffffff823721c0 T usl_detachtimeout
+ffffffff82372230 T usl_sync_done
+ffffffff823722b0 T usl_sync_check
+ffffffff82372370 T usl_sync_get
+ffffffff823723c0 T usl_detachproc
+ffffffff82372450 T usl_detachack
+ffffffff823724e0 T usl_attachproc
+ffffffff82372570 T usl_attachack
+ffffffff82372600 T wsdisplay_usl_ioctl1
+ffffffff823727c0 T wsdisplay_usl_ioctl2
+ffffffff82373000 T filt_wseventdetach
+ffffffff82373050 T filt_wseventread
+ffffffff823730b0 T wsevent_init
+ffffffff82373150 T wsevent_fini
+ffffffff823731b0 T wsevent_read
+ffffffff82373340 T wsevent_kqfilter
+ffffffff82374000 T wskbd_match
+ffffffff82374050 T wskbd_attach
+ffffffff82374420 T wskbd_detach
+ffffffff82374670 T wskbd_activate
+ffffffff823746b0 T wskbd_mux_open
+ffffffff82374780 T wskbd_mux_close
+ffffffff82374810 T wskbd_do_ioctl
+ffffffff82374880 T wskbd_displayioctl
+ffffffff823748a0 T wskbd_set_display
+ffffffff823749e0 T wskbd_update_layout
+ffffffff82374a20 T wskbddevprint
+ffffffff82374a70 T wskbd_repeat
+ffffffff82374b10 T wskbd_brightness_task
+ffffffff82374b80 T wskbd_set_keymap
+ffffffff82374c00 T wskbd_cnattach
+ffffffff82374cf0 T wskbd_cngetc
+ffffffff82374e00 T wskbd_cnpollc
+ffffffff82374e60 T wskbd_cnbell
+ffffffff82374eb0 T wskbd_cndetach
+ffffffff82374f50 T wskbd_deliver_event
+ffffffff82375070 T wskbdopen
+ffffffff823751d0 T wskbd_input
+ffffffff82375330 T wskbd_translate
+ffffffff82375c00 T wskbd_rawinput
+ffffffff82375c40 T wskbd_enable
+ffffffff82375ce0 T wskbd_do_open
+ffffffff82375da0 T wskbdclose
+ffffffff82375eb0 T wskbdread
+ffffffff82375f70 T wskbdioctl
+ffffffff82376000 T wskbd_do_ioctl_sc
+ffffffff823760f0 T wskbd_displayioctl_sc
+ffffffff82376920 T wskbdkqfilter
+ffffffff82376980 T wskbd_pickfree
+ffffffff823769f0 T wskbd_set_console_display
+ffffffff82376a50 T wskbd_add_mux
+ffffffff82376ad0 T update_leds
+ffffffff82376b80 T update_modifier
+ffffffff82376c70 T change_displayparam
+ffffffff82376d30 T internal_command
+ffffffff82377210 T wskbd_debugger
+ffffffff82378000 T wskbd_compose_value
+ffffffff82378170 T ksym_upcase
+ffffffff823781f0 T fillmapentry
+ffffffff82378380 T wskbd_get_mapentry
+ffffffff82378580 T wskbd_init_keymap
+ffffffff82378620 T wskbd_load_keymap
+ffffffff82379000 T wsmouse_match
+ffffffff82379030 T wsmouse_attach
+ffffffff823790d0 T wsmouse_detach
+ffffffff823792b0 T wsmouse_activate
+ffffffff823792f0 T wsmouse_mux_open
+ffffffff823794a0 T wsmouse_mux_close
+ffffffff82379500 T wsmousedoioctl
+ffffffff82379570 T wsmousedevprint
+ffffffff823795c0 T wsmouseopen
+ffffffff82379820 T wsmouse_input_cleanup
+ffffffff823798c0 T wsmousedoopen
+ffffffff82379a70 T wsmouseclose
+ffffffff82379b50 T wsmouse_input_reset
+ffffffff82379c90 T wsmouseread
+ffffffff82379d50 T wsmouseioctl
+ffffffff82379dd0 T wsmouse_do_ioctl
+ffffffff82379f70 T wsmouse_param_ioctl
+ffffffff8237a0a0 T wsmouse_set_params
+ffffffff8237a3c0 T wsmouse_get_params
+ffffffff8237a620 T wsmousekqfilter
+ffffffff8237a680 T wsmouse_add_mux
+ffffffff8237a700 T wsmouse_buttons
+ffffffff8237a740 T wsmouse_motion
+ffffffff8237a7a0 T wsmouse_position
+ffffffff8237a8a0 T wsmouse_touch
+ffffffff8237a930 T wsmouse_mtstate
+ffffffff8237ab20 T wsmouse_set
+ffffffff8237ae00 T wsmouse_touch_update
+ffffffff8237aea0 T wsmouse_mt_update
+ffffffff8237aee0 T wsmouse_hysteresis
+ffffffff8237af30 T wsmouse_ptr_ctrl
+ffffffff8237b080 T wsmouse_mt_convert
+ffffffff8237b1c0 T wsmouse_evq_put
+ffffffff8237b260 T wsmouse_btn_sync
+ffffffff8237b360 T wsmouse_motion_sync
+ffffffff8237b970 T wsmouse_touch_sync
+ffffffff8237bb60 T wsmouse_log_input
+ffffffff8237bd20 T wsmouse_log_events
+ffffffff8237be60 T wsmouse_input_sync
+ffffffff8237c460 T wsmouse_id_to_slot
+ffffffff8237c540 T wsmouse_matching
+ffffffff8237cad0 T wsmouse_mtframe
+ffffffff8237ce90 T wsmouse_mt_init
+ffffffff8237d000 T wsmouse_set_mode
+ffffffff8237d060 T wsmouse_get_hw
+ffffffff8237d090 T wsmouse_configure
+ffffffff8237e000 T wstpad_set_direction
+ffffffff8237e170 T wstpad_is_stable
+ffffffff8237e250 T wstpad_scroll_coords
+ffffffff8237e3e0 T wstpad_scroll
+ffffffff8237e570 T wstpad_f2scroll
+ffffffff8237e8b0 T wstpad_edgescroll
+ffffffff8237e9d0 T wstpad_get_sbtn
+ffffffff8237eb50 T wstpad_softbuttons
+ffffffff8237ebe0 T wstpad_is_tap
+ffffffff8237ec60 T wstpad_tap_filter
+ffffffff8237ed10 T wstpad_tap_touch
+ffffffff8237ef60 T wstpad_tap_button
+ffffffff8237efb0 T wstpad_tap
+ffffffff8237f3e0 T wstpad_tap_sync
+ffffffff8237f440 T wstpad_tap_timeout
+ffffffff8237f670 T wstpad_click
+ffffffff8237f710 T wstpad_cmds
+ffffffff8237f980 T wstpad_mt_inputs
+ffffffff8237fd00 T wstpad_mt_masks
+ffffffff823801b0 T wstpad_touch_inputs
+ffffffff823803b0 T wstpad_process_input
+ffffffff82380670 T wstpad_track_interval
+ffffffff82380910 T wstpad_init_deceleration
+ffffffff823809e0 T wstpad_decelerate
+ffffffff82380b50 T wstpad_filter
+ffffffff82380e20 T wstpad_compat_convert
+ffffffff82380ec0 T wstpad_init
+ffffffff82381030 T wstpad_configure
+ffffffff82381770 T wstpad_reset
+ffffffff823817f0 T wstpad_cleanup
+ffffffff82381880 T wstpad_set_param
+ffffffff82381b60 T wstpad_get_param
+ffffffff82382000 T wsmux_mux_open
+ffffffff82382120 T wsmux_mux_close
+ffffffff823821e0 T wsmux_do_ioctl
+ffffffff82382810 T wsmux_do_displayioctl
+ffffffff82382930 T wsmux_evsrc_set_display
+ffffffff82382980 T wsmuxattach
+ffffffff823829b0 T wsmux_getmux
+ffffffff82382bf0 T wsmux_create
+ffffffff82382cc0 T wsmuxopen
+ffffffff82382e20 T wsmux_detach_sc
+ffffffff82382f30 T wsmux_do_open
+ffffffff82383020 T wsmuxclose
+ffffffff82383120 T wsmux_do_close
+ffffffff823831c0 T wsmuxread
+ffffffff82383240 T wsmuxioctl
+ffffffff82383270 T wsmux_add_mux
+ffffffff82383350 T wsmux_detach_sc_locked
+ffffffff82383440 T wsmuxkqfilter
+ffffffff823834a0 T wsmux_depth
+ffffffff82383540 T wsmux_attach_sc
+ffffffff82383700 T wsmux_set_display
+ffffffff82383830 T wsmux_get_layout
+ffffffff82383860 T wsmux_set_layout
+ffffffff82384000 T wsemul_pick
+ffffffff82384070 T wsemul_getname
+ffffffff82385000 T wsemul_getchar
+ffffffff823851d0 T wsemul_local_translate
+ffffffff82385490 T wsemul_utf8_translate
+ffffffff82386000 T wsemul_vt100_cnattach
+ffffffff82386200 T wsemul_vt100_attach
+ffffffff823864d0 T wsemul_vt100_output
+ffffffff823867b0 T wsemul_vt100_detach
+ffffffff823868e0 T wsemul_vt100_resetop
+ffffffff82386a90 T wsemul_vt100_output_esc
+ffffffff82387110 T wsemul_vt100_output_csi
+ffffffff82387240 T wsemul_vt100_output_scs94
+ffffffff82387300 T wsemul_vt100_output_scs94_percent
+ffffffff82387350 T wsemul_vt100_output_scs96
+ffffffff823874a0 T wsemul_vt100_output_scs96_percent
+ffffffff823874f0 T wsemul_vt100_output_esc_hash
+ffffffff82387850 T wsemul_vt100_output_esc_spc
+ffffffff82387880 T wsemul_vt100_output_string
+ffffffff823878f0 T wsemul_vt100_output_string_esc
+ffffffff82387940 T wsemul_vt100_output_dcs
+ffffffff823879e0 T wsemul_vt100_output_dcs_dollar
+ffffffff82387a40 T wsemul_vt100_output_esc_percent
+ffffffff82387aa0 T wsemul_vt100_init
+ffffffff82387b00 T wsemul_vt100_reset
+ffffffff82387c20 T wsemul_vt100_nextline
+ffffffff82387cb0 T wsemul_vt100_output_normal
+ffffffff82387ef0 T wsemul_vt100_output_c0c1
+ffffffff82388170 T wsemul_vt100_jump_scroll
+ffffffff82389000 T wsemul_vt100_scrollup
+ffffffff82389150 T wsemul_vt100_scrolldown
+ffffffff823892a0 T wsemul_vt100_ed
+ffffffff82389510 T wsemul_vt100_el
+ffffffff82389600 T wsemul_vt100_handle_csi
+ffffffff8238a590 T vt100_ansimode
+ffffffff8238a600 T vt100_decmode
+ffffffff8238a730 T vt100_selectattribute
+ffffffff8238a870 T wsemul_vt100_handle_dcs
+ffffffff8238b000 T vt100_initchartables
+ffffffff8238b200 T vt100_setnrc
+ffffffff8238c000 T wsemul_vt100_translate
+ffffffff8238d000 T pckbdprobe
+ffffffff8238d120 T pckbdattach
+ffffffff8238d300 T pckbdactivate
+ffffffff8238d390 T pckbd_enable
+ffffffff8238d4e0 T pckbd_set_leds
+ffffffff8238d570 T pckbd_ioctl
+ffffffff8238d6c0 T pckbd_cngetc
+ffffffff8238d8a0 T pckbd_cnpollc
+ffffffff8238d940 T pckbd_cnbell
+ffffffff8238d990 T pckbd_set_xtscancode
+ffffffff8238db00 T pckbd_init
+ffffffff8238db60 T pckbd_input
+ffffffff8238ddd0 T pckbd_scancode_translate
+ffffffff8238dea0 T pckbd_bell
+ffffffff8238def0 T pckbd_hookup_bell
+ffffffff8238df30 T pckbd_cnattach
+ffffffff8238e000 T pmsprobe
+ffffffff8238e0a0 T pmsattach
+ffffffff8238e280 T pmsactivate
+ffffffff8238e2e0 T pms_enable
+ffffffff8238e350 T pms_ioctl
+ffffffff8238e3a0 T pms_disable
+ffffffff8238e3e0 T pms_sec_enable
+ffffffff8238e450 T pms_sec_ioctl
+ffffffff8238e4a0 T pms_sec_disable
+ffffffff8238e4e0 T pms_ioctl_mouse
+ffffffff8238e600 T pms_sync_mouse
+ffffffff8238e660 T pms_proc_mouse
+ffffffff8238e700 T pms_enable_synaptics
+ffffffff8238eb30 T pms_ioctl_synaptics
+ffffffff8238ec00 T pms_sync_synaptics
+ffffffff8238ec60 T pms_proc_synaptics
+ffffffff8238efb0 T pms_disable_synaptics
+ffffffff8238f090 T pms_enable_alps
+ffffffff8238fb10 T pms_ioctl_alps
+ffffffff8238fbc0 T pms_sync_alps
+ffffffff8238fc60 T pms_proc_alps
+ffffffff8238feb0 T pms_enable_elantech_v1
+ffffffff823900c0 T pms_ioctl_elantech
+ffffffff82390180 T pms_sync_elantech_v1
+ffffffff82390260 T pms_proc_elantech_v1
+ffffffff823903d0 T pms_enable_elantech_v2
+ffffffff82390570 T pms_sync_elantech_v2
+ffffffff82390670 T pms_proc_elantech_v2
+ffffffff823907e0 T pms_enable_elantech_v3
+ffffffff82390980 T pms_sync_elantech_v3
+ffffffff82390a00 T pms_proc_elantech_v3
+ffffffff82390be0 T pms_enable_elantech_v4
+ffffffff82390de0 T pms_sync_elantech_v4
+ffffffff82390eb0 T pms_proc_elantech_v4
+ffffffff823911f0 T pms_enable_intelli
+ffffffff823913e0 T pms_cmd
+ffffffff82391450 T pms_spec_cmd
+ffffffff823916c0 T pms_set_scaling
+ffffffff82391750 T pms_set_resolution
+ffffffff823917e0 T pms_get_devid
+ffffffff82391870 T pms_get_status
+ffffffff82391900 T pms_set_rate
+ffffffff82391990 T pms_reset
+ffffffff82391a20 T pms_dev_enable
+ffffffff82391ae0 T pms_dev_disable
+ffffffff82391ba0 T pms_protocol_lookup
+ffffffff82391ca0 T pms_reset_detect
+ffffffff82391d20 T pms_reset_timo
+ffffffff82391d70 T pms_reset_task
+ffffffff82391e30 T pms_change_state
+ffffffff823921c0 T pmsinput
+ffffffff82392360 T synaptics_set_mode
+ffffffff82392460 T synaptics_query
+ffffffff82392550 T synaptics_get_hwinfo
+ffffffff82392d70 T synaptics_sec_proc
+ffffffff82392e40 T synaptics_knock
+ffffffff823930a0 T alps_sec_proc
+ffffffff823931c0 T alps_get_hwinfo
+ffffffff82393640 T elantech_set_absolute_mode_v1
+ffffffff823938a0 T elantech_set_absolute_mode_v2
+ffffffff82394080 T elantech_ps2_cmd
+ffffffff82394110 T elantech_set_absolute_mode_v3
+ffffffff82394630 T elantech_set_absolute_mode_v4
+ffffffff823949f0 T elantech_get_hwinfo_v1
+ffffffff82394bd0 T elantech_get_hwinfo_v2
+ffffffff82394f70 T elantech_get_hwinfo_v3
+ffffffff82395170 T elantech_get_hwinfo_v4
+ffffffff82395420 T elantech_knock
+ffffffff82396000 T wscnprobe
+ffffffff823960a0 T wscninit
+ffffffff82396150 T wscn_video_init
+ffffffff823961c0 T wscn_input_init
+ffffffff82396230 T wscnputc
+ffffffff82396240 T wscngetc
+ffffffff82396250 T wscnpollc
+ffffffff82397000 T skgpio_match
+ffffffff82397100 T skgpio_attach
+ffffffff82397360 T skgpio_gpio_read
+ffffffff823973b0 T skgpio_gpio_write
+ffffffff82397420 T skgpio_gpio_ctl
+ffffffff823974b0 T skgpio_led_read
+ffffffff82397500 T skgpio_led_write
+ffffffff82397530 T skgpio_led_ctl
+ffffffff82398000 T pctrattach
+ffffffff82398080 T pctropen
+ffffffff823980d0 T pctrclose
+ffffffff82398100 T pctrioctl
+ffffffff823983d0 T pctr_reload
+ffffffff82398510 T pctr_resume
+ffffffff82399000 T nvramattach
+ffffffff823990b0 T nvram_csum_valid
+ffffffff82399150 T nvramopen
+ffffffff823991a0 T nvramclose
+ffffffff823991d0 T nvramread
+ffffffff823992f0 T nvram_get_byte
+ffffffff8239a000 T hid_start_parse
+ffffffff8239a070 T hid_end_parse
+ffffffff8239a0b0 T hid_get_item
+ffffffff8239ac70 T hid_report_size
+ffffffff8239adc0 T hid_locate
+ffffffff8239af30 T hid_get_data_sub
+ffffffff8239b050 T hid_get_data
+ffffffff8239b160 T hid_get_udata
+ffffffff8239b270 T hid_is_collection
+ffffffff8239c000 T hidkbd_attach
+ffffffff8239c0f0 T hidkbd_parse_desc
+ffffffff8239c460 T hidkbd_delayed_decode
+ffffffff8239c480 T hidkbd_attach_wskbd
+ffffffff8239c510 T hidkbd_detach
+ffffffff8239c5b0 T hidkbd_translate
+ffffffff8239c600 T hidkbd_apple_translate
+ffffffff8239c690 T hidkbd_apple_munge
+ffffffff8239c7f0 T hidkbd_apple_tb_munge
+ffffffff8239c9d0 T hidkbd_apple_iso_munge
+ffffffff8239cc10 T hidkbd_apple_mba_munge
+ffffffff8239cd70 T hidkbd_apple_iso_mba_munge
+ffffffff8239cfb0 T hidkbd_input
+ffffffff8239d0b0 T hidkbd_decode
+ffffffff8239d420 T hidkbd_enable
+ffffffff8239d460 T hidkbd_set_leds
+ffffffff8239d540 T hidkbd_ioctl
+ffffffff8239d5e0 T hidkbd_bell
+ffffffff8239d630 T hidkbd_cngetc
+ffffffff8239d6c0 T hidkbd_hookup_bell
+ffffffff8239e000 T hidms_setup
+ffffffff8239e5c0 T hidms_attach
+ffffffff8239e710 T hidms_detach
+ffffffff8239e750 T hidms_input
+ffffffff8239ea00 T hidms_enable
+ffffffff8239ea40 T hidms_ioctl
+ffffffff8239ec10 T hidms_disable
+ffffffff8239f000 T hidmt_get_resolution
+ffffffff8239f110 T hidmt_setup
+ffffffff8239f740 T hidmt_set_input_mode
+ffffffff8239f7d0 T hidmt_configure
+ffffffff8239f870 T hidmt_attach
+ffffffff8239f980 T hidmt_detach
+ffffffff8239f9c0 T hidmt_input
+ffffffff8239feb0 T hidmt_enable
+ffffffff8239fef0 T hidmt_ioctl
+ffffffff8239ffc0 T hidmt_disable
+ffffffff823a0000 T hidcc_match
+ffffffff823a00e0 T hidcc_attach
+ffffffff823a0290 T hidcc_parse
+ffffffff823a0630 T hidcc_attach_wskbd
+ffffffff823a06e0 T hidcc_detach
+ffffffff823a0790 T hidcc_intr
+ffffffff823a0b60 T hidcc_intr_slice
+ffffffff823a0c50 T hidcc_setbits
+ffffffff823a0e90 T hidcc_rawinput
+ffffffff823a0f30 T hidcc_input
+ffffffff823a0f90 T hidcc_bits_to_int
+ffffffff823a10c0 T hidcc_usage_to_sym
+ffffffff823a12d0 T hidcc_bit_to_sym
+ffffffff823a1320 T hidcc_enable
+ffffffff823a1340 T hidcc_set_leds
+ffffffff823a1370 T hidcc_ioctl
+ffffffff823a13e0 T hidcc_is_array
+ffffffff823a1430 T hidcc_parse_array
+ffffffff823a1540 T hidcc_add_key_volume
+ffffffff823a1660 T hidcc_add_key
+ffffffff823a1730 T hidcc_bits_to_volume
+ffffffff823a2000 T usb_match
+ffffffff823a2030 T usb_attach
+ffffffff823a2330 T usb_detach
+ffffffff823a23e0 T usb_activate
+ffffffff823a2500 T usb_create_task_threads
+ffffffff823a25a0 T usb_explore
+ffffffff823a2740 T usb_attach_roothub
+ffffffff823a27e0 T usb_needs_explore
+ffffffff823a2830 T usb_detach_roothub
+ffffffff823a2920 T usb_wait_task
+ffffffff823a29c0 T usb_abort_task_thread
+ffffffff823a2ab0 T usb_task_thread
+ffffffff823a2bd0 T usb_add_task
+ffffffff823a2cf0 T usb_rem_task
+ffffffff823a2db0 T usb_rem_wait_task
+ffffffff823a2ec0 T usbctlprint
+ffffffff823a2f10 T usbopen
+ffffffff823a2f80 T usbclose
+ffffffff823a2fb0 T usb_fill_udc_task
+ffffffff823a3050 T usb_fill_udf_task
+ffffffff823a30c0 T usbioctl
+ffffffff823a3670 T usb_needs_reattach
+ffffffff823a36c0 T usb_schedsoftintr
+ffffffff823a3790 T usb_tap
+ffffffff823a4000 T usbd_is_dying
+ffffffff823a4040 T usbd_deactivate
+ffffffff823a4070 T usbd_ref_incr
+ffffffff823a40a0 T usbd_ref_decr
+ffffffff823a40e0 T usbd_ref_wait
+ffffffff823a4160 T usbd_get_devcnt
+ffffffff823a4190 T usbd_claim_iface
+ffffffff823a41d0 T usbd_iface_claimed
+ffffffff823a4210 T usbd_open_pipe
+ffffffff823a4300 T usbd_open_pipe_ival
+ffffffff823a43f0 T usbd_open_pipe_intr
+ffffffff823a4640 T usbd_alloc_xfer
+ffffffff823a46c0 T usbd_setup_xfer
+ffffffff823a4730 T usbd_transfer
+ffffffff823a49c0 T usbd_free_xfer
+ffffffff823a4a40 T usbd_close_pipe
+ffffffff823a4bb0 T usbd_abort_pipe
+ffffffff823a4c20 T usb_transfer_complete
+ffffffff823a4ea0 T usbd_dopoll
+ffffffff823a4ec0 T usbd_alloc_buffer
+ffffffff823a4f50 T usbd_free_buffer
+ffffffff823a4f90 T usbd_setup_default_xfer
+ffffffff823a5010 T usbd_setup_isoc_xfer
+ffffffff823a5140 T usbd_get_xfer_status
+ffffffff823a51a0 T usbd_get_config_descriptor
+ffffffff823a51f0 T usbd_get_interface_descriptor
+ffffffff823a5240 T usbd_get_device_descriptor
+ffffffff823a5270 T usbd_interface2endpoint_descriptor
+ffffffff823a52c0 T usbd_clear_endpoint_stall
+ffffffff823a5350 T usbd_clear_endpoint_toggle
+ffffffff823a5390 T usbd_do_request
+ffffffff823a53b0 T usbd_clear_endpoint_stall_async
+ffffffff823a5470 T usbd_request_async
+ffffffff823a5580 T usbd_device2interface_handle
+ffffffff823a5610 T usbd_set_interface
+ffffffff823a56f0 T usbd_get_no_alts
+ffffffff823a5760 T usbd_get_interface_altindex
+ffffffff823a5790 T usbd_start_next
+ffffffff823a5860 T usb_insert_transfer
+ffffffff823a5910 T usbd_do_request_flags
+ffffffff823a5b90 T usbd_request_async_cb
+ffffffff823a5c10 T usbd_get_quirks
+ffffffff823a5c60 T usbd_set_polling
+ffffffff823a5cc0 T usbd_get_endpoint_descriptor
+ffffffff823a5d20 T usbd_ratecheck
+ffffffff823a5d40 T usbd_match_device
+ffffffff823a5db0 T usbd_desc_iter_init
+ffffffff823a5e20 T usbd_desc_iter_next
+ffffffff823a5ea0 T usbd_str
+ffffffff823a6000 T usbd_get_desc
+ffffffff823a6070 T usbd_get_device_status
+ffffffff823a60c0 T usbd_get_hub_descriptor
+ffffffff823a6130 T usbd_get_hub_ss_descriptor
+ffffffff823a61a0 T usbd_get_port_status
+ffffffff823a61f0 T usbd_set_hub_depth
+ffffffff823a6240 T usbd_clear_port_feature
+ffffffff823a6290 T usbd_clear_endpoint_feature
+ffffffff823a62e0 T usbd_set_port_feature
+ffffffff823a6330 T usbd_set_idle
+ffffffff823a6390 T usbd_get_report_descriptor
+ffffffff823a63e0 T usbd_get_hid_descriptor
+ffffffff823a6460 T usbd_get_config
+ffffffff823a64b0 T usb_detach_wait
+ffffffff823a6530 T usb_detach_wakeup
+ffffffff823a7000 T usb_block_allocmem
+ffffffff823a7260 T usb_block_freemem
+ffffffff823a72c0 T usb_allocmem
+ffffffff823a7500 T usb_freemem
+ffffffff823a75c0 T usb_syncmem
+ffffffff823a8000 T usbd_errstr
+ffffffff823a8070 T usbd_get_string_desc
+ffffffff823a8130 T usbd_get_string
+ffffffff823a8320 T usbd_cache_devinfo
+ffffffff823a8680 T usbd_printBCD
+ffffffff823a8710 T usbd_devinfo
+ffffffff823a88b0 T usb_delay_ms
+ffffffff823a8910 T usbd_delay_ms
+ffffffff823a89d0 T usbd_port_disown_to_1_1
+ffffffff823a8af0 T usbd_reset_port
+ffffffff823a8cb0 T usbd_find_idesc
+ffffffff823a8d60 T usbd_find_edesc
+ffffffff823a8e70 T usbd_fill_iface_data
+ffffffff823a90e0 T usbd_parse_idesc
+ffffffff823a9200 T usbd_free_iface_data
+ffffffff823a9270 T usbd_set_config
+ffffffff823a92c0 T usbd_set_config_no
+ffffffff823a9390 T usbd_set_config_index
+ffffffff823a9850 T usbd_setup_pipe
+ffffffff823a9940 T usbd_set_address
+ffffffff823a9a00 T usbd_getnewaddr
+ffffffff823a9a90 T usbd_probe_and_attach
+ffffffff823aa010 T usbd_print
+ffffffff823aa120 T usbd_new_device
+ffffffff823aa9a0 T usbd_reload_device_desc
+ffffffff823aaa10 T usb_free_device
+ffffffff823aab80 T usbd_fill_deviceinfo
+ffffffff823aaee0 T usbd_get_cdesc
+ffffffff823ab000 T usbd_detach
+ffffffff823ac000 T usbd_find_quirk
+ffffffff823ad000 T uhub_match
+ffffffff823ad060 T uhub_attach
+ffffffff823ad520 T uhub_detach
+ffffffff823ad650 T uhub_explore
+ffffffff823ad8f0 T uhub_intr
+ffffffff823ada40 T uhub_port_connect
+ffffffff823ae000 T uaudio_match
+ffffffff823ae070 T uaudio_attach
+ffffffff823ae1d0 T uaudio_detach
+ffffffff823ae380 T uaudio_open
+ffffffff823ae480 T uaudio_close
+ffffffff823ae4a0 T uaudio_set_params
+ffffffff823aeb90 T uaudio_halt_output
+ffffffff823aebe0 T uaudio_halt_input
+ffffffff823aec30 T uaudio_set_port
+ffffffff823aec90 T uaudio_get_port
+ffffffff823aecf0 T uaudio_query_devinfo
+ffffffff823aed50 T uaudio_trigger_output
+ffffffff823aedd0 T uaudio_trigger_input
+ffffffff823aee50 T uaudio_copy_output
+ffffffff823aeea0 T uaudio_underrun
+ffffffff823aeec0 T uaudio_set_blksz
+ffffffff823aef90 T uaudio_sign_expand
+ffffffff823aefd0 T uaudio_req
+ffffffff823af060 T uaudio_getnum
+ffffffff823af1b0 T uaudio_getdesc
+ffffffff823af220 T uaudio_unit_byid
+ffffffff823af260 T uaudio_tname
+ffffffff823af3d0 T uaudio_clkname
+ffffffff823af410 T uaudio_mkname
+ffffffff823af530 T uaudio_feature_fixup
+ffffffff823af680 T uaudio_ranges_init
+ffffffff823af6c0 T uaudio_ranges_add
+ffffffff823af780 T uaudio_ranges_clear
+ffffffff823af7f0 T uaudio_ranges_decode
+ffffffff823af880 T uaudio_ranges_encode
+ffffffff823af900 T uaudio_ranges_getrates
+ffffffff823af9f0 T uaudio_rates_indexof
+ffffffff823afa70 T uaudio_req_ranges
+ffffffff823b00a0 T uaudio_alt_getrates
+ffffffff823b0180 T uaudio_clock_id
+ffffffff823b0200 T uaudio_getrates
+ffffffff823b02e0 T uaudio_feature_addent
+ffffffff823b04a0 T uaudio_process_srcs
+ffffffff823b0590 T uaudio_process_unit
+ffffffff823b1190 T uaudio_process_nch
+ffffffff823b1240 T uaudio_unit_getdesc
+ffffffff823b1310 T uaudio_setname_dsts
+ffffffff823b13c0 T uaudio_setname_srcs
+ffffffff823b1470 T uaudio_setname_middle
+ffffffff823b1530 T uaudio_mixer_nchan
+ffffffff823b15e0 T uaudio_mixer_skip
+ffffffff823b1650 T uaudio_mixer_byindex
+ffffffff823b1780 T uaudio_process_header
+ffffffff823b1830 T uaudio_process_ac_ep
+ffffffff823b18f0 T uaudio_process_ac
+ffffffff823b21c0 T uaudio_process_as_ep
+ffffffff823b2320 T uaudio_process_as_general
+ffffffff823b2430 T uaudio_process_as_format
+ffffffff823b2990 T uaudio_process_as
+ffffffff823b2d60 T uaudio_fixup_params
+ffffffff823b2ee0 T uaudio_process_conf
+ffffffff823b30a0 T uaudio_xfer_alloc
+ffffffff823b3150 T uaudio_xfer_free
+ffffffff823b31d0 T uaudio_stream_close
+ffffffff823b3380 T uaudio_stream_open
+ffffffff823b3ac0 T uaudio_adjspf
+ffffffff823b3bb0 T uaudio_pdata_copy
+ffffffff823b3d70 T uaudio_pdata_calcsizes
+ffffffff823b3e70 T uaudio_pdata_xfer
+ffffffff823b3f60 T uaudio_pdata_intr
+ffffffff823b41d0 T uaudio_psync_xfer
+ffffffff823b42e0 T uaudio_psync_intr
+ffffffff823b43f0 T uaudio_rdata_xfer
+ffffffff823b45e0 T uaudio_rdata_intr
+ffffffff823b49d0 T uaudio_trigger
+ffffffff823b4c10 T uaudio_print
+ffffffff823b4d80 T uaudio_get_port_do
+ffffffff823b5020 T uaudio_set_port_do
+ffffffff823b5270 T uaudio_query_devinfo_do
+ffffffff823b6000 T uvideo_match
+ffffffff823b60c0 T uvideo_attach
+ffffffff823b6320 T uvideo_detach
+ffffffff823b6420 T uvideo_open
+ffffffff823b64c0 T uvideo_close
+ffffffff823b6650 T uvideo_querycap
+ffffffff823b6760 T uvideo_enum_fmt
+ffffffff823b6880 T uvideo_enum_fsizes
+ffffffff823b6900 T uvideo_enum_fivals
+ffffffff823b6a70 T uvideo_s_fmt
+ffffffff823b6c10 T uvideo_g_fmt
+ffffffff823b6c80 T uvideo_s_parm
+ffffffff823b6cf0 T uvideo_g_parm
+ffffffff823b6d40 T uvideo_enum_input
+ffffffff823b6da0 T uvideo_s_input
+ffffffff823b6dd0 T uvideo_g_input
+ffffffff823b6e00 T uvideo_reqbufs
+ffffffff823b6f70 T uvideo_querybuf
+ffffffff823b6fe0 T uvideo_qbuf
+ffffffff823b7040 T uvideo_dqbuf
+ffffffff823b7120 T uvideo_streamon
+ffffffff823b71d0 T uvideo_streamoff
+ffffffff823b7270 T uvideo_try_fmt
+ffffffff823b7390 T uvideo_queryctrl
+ffffffff823b77d0 T uvideo_g_ctrl
+ffffffff823b7a00 T uvideo_s_ctrl
+ffffffff823b7c20 T uvideo_mappage
+ffffffff823b7c80 T uvideo_get_bufsize
+ffffffff823b7cb0 T uvideo_start_read
+ffffffff823b7d80 T uvideo_ucode_loader_ricoh
+ffffffff823b7f90 T uvideo_ucode_loader_apple_isight
+ffffffff823b81d0 T uvideo_vs_close
+ffffffff823b8250 T uvideo_vs_free_bulk
+ffffffff823b82e0 T uvideo_vs_free_isoc
+ffffffff823b8410 T uvideo_vs_free_frame
+ffffffff823b84e0 T uvideo_attach_hook
+ffffffff823b8620 T uvideo_vs_decode_stream_header_isight
+ffffffff823b8780 T uvideo_vs_decode_stream_header
+ffffffff823b88f0 T uvideo_vc_parse_desc
+ffffffff823b8ad0 T uvideo_vs_parse_desc
+ffffffff823b8cc0 T uvideo_vs_negotiation
+ffffffff823b90d0 T uvideo_desc_len
+ffffffff823b9140 T uvideo_vc_parse_desc_header
+ffffffff823b91e0 T uvideo_vc_parse_desc_pu
+ffffffff823b9250 T uvideo_vc_get_ctrl
+ffffffff823b92d0 T uvideo_vc_set_ctrl
+ffffffff823b9350 T uvideo_find_ctrl
+ffffffff823b9440 T uvideo_has_ctrl
+ffffffff823b9490 T uvideo_vs_parse_desc_input_header
+ffffffff823b9500 T uvideo_vs_parse_desc_format
+ffffffff823b96c0 T uvideo_vs_parse_desc_frame
+ffffffff823b97a0 T uvideo_vs_parse_desc_alt
+ffffffff823b9980 T uvideo_vs_parse_desc_format_mjpeg
+ffffffff823b9a60 T uvideo_vs_parse_desc_format_uncompressed
+ffffffff823b9c10 T uvideo_vs_parse_desc_frame_sub
+ffffffff823b9d40 T uvideo_vs_set_alt
+ffffffff823b9ee0 T uvideo_find_res
+ffffffff823b9fb0 T uvideo_vs_set_probe
+ffffffff823ba050 T uvideo_vs_get_probe
+ffffffff823ba100 T uvideo_vs_set_commit
+ffffffff823ba1a0 T uvideo_vs_alloc_frame
+ffffffff823ba270 T uvideo_vs_alloc_isoc
+ffffffff823ba400 T uvideo_vs_alloc_bulk
+ffffffff823ba4c0 T uvideo_vs_open
+ffffffff823ba640 T uvideo_vs_init
+ffffffff823ba7c0 T uvideo_vs_start_bulk
+ffffffff823ba840 T uvideo_vs_start_bulk_thread
+ffffffff823ba8f0 T uvideo_vs_start_isoc
+ffffffff823baae0 T uvideo_vs_start_isoc_ixfer
+ffffffff823baba0 T uvideo_vs_cb
+ffffffff823bacd0 T uvideo_mmap_queue
+ffffffff823bae20 T uvideo_read
+ffffffff823bae70 T uvideo_usb_control
+ffffffff823bb000 T utvfu_set_regs
+ffffffff823bb0b0 T utvfu_max_frame_size
+ffffffff823bb0f0 T utvfu_configure_for_norm
+ffffffff823bb180 T utvfu_select_input
+ffffffff823bb340 T utvfu_select_norm
+ffffffff823bb490 T utvfu_setup_capture
+ffffffff823bb550 T utvfu_chunk_to_vbuf
+ffffffff823bb610 T utvfu_image_chunk
+ffffffff823bb7d0 T utvfu_mmap_queue
+ffffffff823bb8f0 T utvfu_read
+ffffffff823bb940 T utvfu_start_capture
+ffffffff823bba70 T utvfu_audio_stop
+ffffffff823bbb60 T utvfu_audio_start
+ffffffff823bbd10 T utvfu_querycap
+ffffffff823bbe10 T utvfu_enum_input
+ffffffff823bbea0 T utvfu_enum_fmt_vid_cap
+ffffffff823bbf00 T utvfu_enum_fsizes
+ffffffff823bbf70 T utvfu_g_fmt
+ffffffff823bbfe0 T utvfu_s_fmt
+ffffffff823bc020 T utvfu_g_std
+ffffffff823bc060 T utvfu_s_std
+ffffffff823bc0a0 T utvfu_g_input
+ffffffff823bc0d0 T utvfu_s_input
+ffffffff823bc0e0 T utvfu_audio_decode
+ffffffff823bc270 T utvfu_audio_start_chip
+ffffffff823bc310 T utvfu_audio_stop_chip
+ffffffff823bc3b0 T utvfu_match
+ffffffff823bc500 T utvfu_attach
+ffffffff823bc630 T utvfu_detach
+ffffffff823bc710 T utvfu_open
+ffffffff823bc820 T utvfu_close
+ffffffff823bc860 T utvfu_s_parm
+ffffffff823bc8a0 T utvfu_g_parm
+ffffffff823bc920 T utvfu_reqbufs
+ffffffff823bca90 T utvfu_querybuf
+ffffffff823bcaf0 T utvfu_qbuf
+ffffffff823bcb60 T utvfu_dqbuf
+ffffffff823bcc50 T utvfu_streamon
+ffffffff823bcca0 T utvfu_streamoff
+ffffffff823bcd10 T utvfu_queryctrl
+ffffffff823bcd40 T utvfu_mappage
+ffffffff823bcd90 T utvfu_get_bufsize
+ffffffff823bcdd0 T utvfu_start_read
+ffffffff823bce30 T utvfu_audio_open
+ffffffff823bcf10 T utvfu_audio_close
+ffffffff823bcf90 T utvfu_audio_set_params
+ffffffff823bd030 T utvfu_audio_halt_out
+ffffffff823bd060 T utvfu_audio_halt_in
+ffffffff823bd120 T utvfu_audio_mixer_set_port
+ffffffff823bd180 T utvfu_audio_mixer_get_port
+ffffffff823bd1e0 T utvfu_audio_query_devinfo
+ffffffff823bd2a0 T utvfu_audio_trigger_output
+ffffffff823bd2e0 T utvfu_audio_trigger_input
+ffffffff823bd3c0 T utvfu_parse_desc
+ffffffff823bd4d0 T utvfu_as_free
+ffffffff823bd560 T utvfu_vs_free
+ffffffff823bd6c0 T utvfu_vs_init
+ffffffff823bd770 T utvfu_as_open
+ffffffff823bd860 T utvfu_vs_open
+ffffffff823bd950 T utvfu_as_close
+ffffffff823bd9c0 T utvfu_vs_close
+ffffffff823bda10 T utvfu_as_start_bulk
+ffffffff823bdac0 T utvfu_as_bulk_thread
+ffffffff823bdba0 T utvfu_vs_start_isoc
+ffffffff823bdef0 T utvfu_vs_start_isoc_ixfer
+ffffffff823bdfb0 T utvfu_vs_cb
+ffffffff823be130 T utvfu_find_queued
+ffffffff823be1a0 T utvfu_audio_clear_client
+ffffffff823be210 T utvfu_as_free_bulk
+ffffffff823be260 T utvfu_vs_free_isoc
+ffffffff823be2f0 T utvfu_vs_free_frame
+ffffffff823be3d0 T utvfu_as_init
+ffffffff823be480 T utvfu_as_alloc_bulk
+ffffffff823be520 T utvfu_vs_alloc_isoc
+ffffffff823be630 T utvfu_vs_alloc_frame
+ffffffff823bf000 T udl_match
+ffffffff823bf070 T udl_attach
+ffffffff823bf380 T udl_detach
+ffffffff823bf480 T udl_activate
+ffffffff823bf4c0 T udl_ioctl
+ffffffff823bf760 T udl_mmap
+ffffffff823bf890 T udl_alloc_screen
+ffffffff823bfac0 T udl_free_screen
+ffffffff823bfb20 T udl_show_screen
+ffffffff823bfb50 T udl_load_font
+ffffffff823bfb70 T udl_list_font
+ffffffff823bfb90 T udl_burner
+ffffffff823bfc80 T udl_select_chip
+ffffffff823bfed0 T udl_cmd_alloc_xfer
+ffffffff823bff90 T udl_cmd_alloc_buf
+ffffffff823c0030 T udl_cmd_set_xfer_type
+ffffffff823c0060 T udl_init_chip
+ffffffff823c02b0 T udl_select_mode
+ffffffff823c05a0 T udl_init_resolution
+ffffffff823c0960 T udl_attach_hook
+ffffffff823c0ae0 T udl_load_huffman
+ffffffff823c0b70 T udl_fb_buf_write
+ffffffff823c0ce0 T udl_fb_block_write
+ffffffff823c0de0 T udl_fb_line_write
+ffffffff823c0e80 T udl_fb_off_write
+ffffffff823c1040 T udl_fb_block_copy
+ffffffff823c1150 T udl_fb_line_copy
+ffffffff823c11f0 T udl_fb_off_copy
+ffffffff823c1350 T udl_fb_buf_write_comp
+ffffffff823c15e0 T udl_fb_block_write_comp
+ffffffff823c16e0 T udl_fb_line_write_comp
+ffffffff823c1780 T udl_fb_off_write_comp
+ffffffff823c1a40 T udl_fb_block_copy_comp
+ffffffff823c1b50 T udl_fb_line_copy_comp
+ffffffff823c1bf0 T udl_fb_off_copy_comp
+ffffffff823c2070 T udl_cmd_free_buf
+ffffffff823c20e0 T udl_cmd_free_xfer
+ffffffff823c2200 T udl_free_huffman
+ffffffff823c2270 T udl_fbmem_free
+ffffffff823c22e0 T udl_clear_screen
+ffffffff823c23c0 T udl_damage
+ffffffff823c2590 T udl_fbmem_alloc
+ffffffff823c2650 T udl_copycols
+ffffffff823c27b0 T udl_copyrows
+ffffffff823c2900 T udl_erasecols
+ffffffff823c2a30 T udl_eraserows
+ffffffff823c2b60 T udl_putchar
+ffffffff823c2ca0 T udl_do_cursor
+ffffffff823c2e30 T udl_cmd_write_reg_1
+ffffffff823c2ec0 T udl_cmd_send_async
+ffffffff823c30d0 T udl_cmd_save_offset
+ffffffff823c3110 T udl_cmd_restore_offset
+ffffffff823c3150 T udl_draw_char
+ffffffff823c32d0 T udl_draw_image
+ffffffff823c3450 T udl_ctrl_msg
+ffffffff823c34f0 T udl_poll
+ffffffff823c35d0 T udl_read_1
+ffffffff823c36b0 T udl_write_1
+ffffffff823c3780 T udl_read_edid
+ffffffff823c3910 T udl_lookup_mode
+ffffffff823c39c0 T udl_set_enc_key
+ffffffff823c3a90 T udl_set_decomp_table
+ffffffff823c3ba0 T udl_cmd_insert_int_1
+ffffffff823c3be0 T udl_cmd_insert_int_4
+ffffffff823c3c50 T udl_cmd_insert_buf
+ffffffff823c3cb0 T udl_cmd_send
+ffffffff823c3dd0 T udl_cmd_insert_int_2
+ffffffff823c3e40 T udl_cmd_insert_int_3
+ffffffff823c3eb0 T udl_cmd_insert_buf_comp
+ffffffff823c4190 T udl_cmd_insert_head_comp
+ffffffff823c43c0 T udl_cmd_insert_check
+ffffffff823c4420 T udl_cmd_write_reg_3
+ffffffff823c4590 T udl_cmd_send_async_cb
+ffffffff823c4650 T udl_init_fb_offsets
+ffffffff823c5000 t umidi_open
+ffffffff823c5100 t umidi_close
+ffffffff823c5180 t umidi_output
+ffffffff823c5550 t umidi_flush
+ffffffff823c5640 t umidi_getinfo
+ffffffff823c5690 T umidi_match
+ffffffff823c5720 T umidi_attach
+ffffffff823c6a50 T umidi_detach
+ffffffff823c6d80 T umidi_activate
+ffffffff823c6e40 t unbind_all_jacks
+ffffffff823c6f50 t out_intr
+ffffffff823c7060 t in_intr
+ffffffff823c8000 T umidi_search_quirk
+ffffffff823c80b0 T umidi_print_quirk
+ffffffff823c8170 T umidi_get_quirk_data_from_type
+ffffffff823c9000 T ucom_match
+ffffffff823c9030 T ucom_attach
+ffffffff823c9130 T ucom_detach
+ffffffff823c9350 T ucom_lock
+ffffffff823c9370 T ucom_unlock
+ffffffff823c9390 T ucomstart
+ffffffff823c9550 T ucomparam
+ffffffff823c96b0 T ucomopen
+ffffffff823c9780 T ucom_shutdown
+ffffffff823c9850 T ucom_dtr
+ffffffff823c98b0 T ucom_rts
+ffffffff823c9910 T ucom_do_open
+ffffffff823c9f70 T ucom_cleanup
+ffffffff823ca0d0 T ucom_status_change
+ffffffff823ca1b0 T ucomstartread
+ffffffff823ca230 T ucom_hwiflow
+ffffffff823ca260 T ucomclose
+ffffffff823ca300 T ucom_do_close
+ffffffff823ca3f0 T ucomread
+ffffffff823ca4b0 T ucomwrite
+ffffffff823ca570 T ucomtty
+ffffffff823ca5c0 T ucomioctl
+ffffffff823ca680 T ucom_do_ioctl
+ffffffff823ca970 T ucom_break
+ffffffff823ca9d0 T tiocm_to_ucom
+ffffffff823caaf0 T ucom_to_tiocm
+ffffffff823cab50 T ucomwritecb
+ffffffff823cac70 T ucomstop
+ffffffff823caca0 T ucomreadcb
+ffffffff823cae80 T ucomprint
+ffffffff823caee0 T ucomsubmatch
+ffffffff823cb000 T ugen_match
+ffffffff823cb040 T ugen_attach
+ffffffff823cb120 T ugen_detach
+ffffffff823cb350 T ugen_set_config
+ffffffff823cb5a0 T ugenopen
+ffffffff823cbb30 T ugen_clear_iface_eps
+ffffffff823cbc60 T ugenintr
+ffffffff823cbd00 T ugen_isoc_rintr
+ffffffff823cc020 T ugenclose
+ffffffff823cc0d0 T ugen_do_close
+ffffffff823cc360 T ugen_do_read
+ffffffff823cc800 T ugenread
+ffffffff823cc880 T ugen_do_write
+ffffffff823ccb20 T ugenwrite
+ffffffff823ccba0 T ugen_set_interface
+ffffffff823ccd30 T ugen_get_alt_index
+ffffffff823ccd90 T ugen_do_ioctl
+ffffffff823cd510 T ugenioctl
+ffffffff823cd5a0 T filt_ugenrdetach
+ffffffff823cd5f0 T filt_ugenread_intr
+ffffffff823cd630 T filt_ugenread_isoc
+ffffffff823cd690 T ugenkqfilter
+ffffffff823ce000 T uhidev_match
+ffffffff823ce0b0 T uhidev_attach
+ffffffff823ce770 T uhidev_detach
+ffffffff823ce8e0 T uhidev_activate
+ffffffff823ce9a0 T uhidev_use_rdesc
+ffffffff823ceaf0 T uhidev_maxrepid
+ffffffff823ceba0 T uhidevprint
+ffffffff823cec00 T uhidev_set_report
+ffffffff823ced70 T uhidev_intr
+ffffffff823cee70 T uhidev_get_report_desc
+ffffffff823ceeb0 T uhidev_open
+ffffffff823cf140 T uhidev_close
+ffffffff823cf240 T uhidev_report_type_conv
+ffffffff823cf280 T uhidev_set_report_async_cb
+ffffffff823cf2c0 T uhidev_set_report_async
+ffffffff823cf430 T uhidev_get_report
+ffffffff823cf520 T uhidev_get_report_async_cb
+ffffffff823cf5d0 T uhidev_get_report_async
+ffffffff823cf700 T uhidev_write
+ffffffff823cf7a0 T uhidev_ioctl
+ffffffff823cf9b0 T uhidev_set_report_dev
+ffffffff823d0000 T uhid_match
+ffffffff823d0040 T uhid_attach
+ffffffff823d0120 T uhid_detach
+ffffffff823d0210 T uhid_lookup
+ffffffff823d02c0 T uhidopen
+ffffffff823d02e0 T uhid_intr
+ffffffff823d0340 T uhid_do_open
+ffffffff823d0480 T uhidclose
+ffffffff823d0580 T uhid_do_read
+ffffffff823d06e0 T uhidread
+ffffffff823d07c0 T uhid_do_write
+ffffffff823d0880 T uhidwrite
+ffffffff823d0a00 T uhid_do_ioctl
+ffffffff823d0ac0 T uhidioctl
+ffffffff823d0c30 T filt_uhidrdetach
+ffffffff823d0c80 T filt_uhidread
+ffffffff823d0cc0 T uhidkqfilter
+ffffffff823d1000 T fido_match
+ffffffff823d1080 T fidoopen
+ffffffff823d10a0 T fidoioctl
+ffffffff823d2000 T ujoy_match
+ffffffff823d20a0 T ujoy_hid_is_collection
+ffffffff823d2190 T ujoyopen
+ffffffff823d21d0 T ujoyioctl
+ffffffff823d3000 T ukbd_cngetc
+ffffffff823d3070 T ukbd_cnpollc
+ffffffff823d30c0 T ukbd_cnbell
+ffffffff823d30e0 T ukbd_debugger
+ffffffff823d3100 T ukbd_enable
+ffffffff823d3190 T ukbd_set_leds
+ffffffff823d3220 T ukbd_ioctl
+ffffffff823d3340 T ukbd_match
+ffffffff823d33c0 T ukbd_attach
+ffffffff823d3780 T ukbd_detach
+ffffffff823d37e0 T ukbd_intr
+ffffffff823d3820 T ukbd_db_enter
+ffffffff823d3830 T ukbd_cnattach
+ffffffff823d4000 T ums_enable
+ffffffff823d4080 T ums_ioctl
+ffffffff823d4120 T ums_disable
+ffffffff823d4180 T ums_match
+ffffffff823d4260 T ums_attach
+ffffffff823d4540 T ums_detach
+ffffffff823d4560 T ums_intr
+ffffffff823d45a0 T ums_fix_elecom_descriptor
+ffffffff823d5000 T umt_enable
+ffffffff823d5080 T umt_ioctl
+ffffffff823d5110 T umt_disable
+ffffffff823d5170 T umt_match
+ffffffff823d5230 T umt_attach
+ffffffff823d53d0 T umt_detach
+ffffffff823d53f0 T umt_find_winptp_reports
+ffffffff823d5610 T umt_intr
+ffffffff823d5650 T umt_hidev_get_report
+ffffffff823d56a0 T umt_hidev_set_report
+ffffffff823d6000 T uts_enable
+ffffffff823d60f0 T uts_ioctl
+ffffffff823d62b0 T uts_disable
+ffffffff823d6350 T uts_match
+ffffffff823d63e0 T uts_attach
+ffffffff823d65a0 T uts_detach
+ffffffff823d6620 T uts_activate
+ffffffff823d6690 T uts_intr
+ffffffff823d67b0 T uts_get_pos
+ffffffff823d7000 T ubcmtp_enable
+ffffffff823d70b0 T ubcmtp_ioctl
+ffffffff823d7190 T ubcmtp_disable
+ffffffff823d7280 T ubcmtp_match
+ffffffff823d7340 T ubcmtp_attach
+ffffffff823d75c0 T ubcmtp_detach
+ffffffff823d7600 T ubcmtp_activate
+ffffffff823d7670 T ubcmtp_configure
+ffffffff823d76f0 T ubcmtp_raw_mode
+ffffffff823d7840 T ubcmtp_setup_pipes
+ffffffff823d7a30 T ubcmtp_bt_intr
+ffffffff823d7b00 T ubcmtp_tp_intr
+ffffffff823d8000 T ucycom_set
+ffffffff823d8090 T ucycom_param
+ffffffff823d81f0 T ucycom_open
+ffffffff823d82d0 T ucycom_close
+ffffffff823d8390 T ucycom_read
+ffffffff823d8410 T ucycom_write
+ffffffff823d84d0 T ucycom_match
+ffffffff823d8540 T ucycom_attach
+ffffffff823d86f0 T ucycom_detach
+ffffffff823d8750 T ucycom_intr
+ffffffff823d8850 T ucycom_get_status
+ffffffff823d9000 T uslhcom_get_status
+ffffffff823d9070 T uslhcom_set
+ffffffff823d9100 T uslhcom_param
+ffffffff823d91c0 T uslhcom_open
+ffffffff823d9260 T uslhcom_close
+ffffffff823d9310 T uslhcom_read
+ffffffff823d9350 T uslhcom_write
+ffffffff823d93b0 T uslhcom_match
+ffffffff823d9420 T uslhcom_attach
+ffffffff823d9680 T uslhcom_detach
+ffffffff823d96e0 T uslhcom_intr
+ffffffff823d9790 T uslhcom_uart_endis
+ffffffff823d97f0 T uslhcom_get_version
+ffffffff823d9850 T uslhcom_clear_fifo
+ffffffff823d98b0 T uslhcom_get_uart_status
+ffffffff823d9910 T uslhcom_set_break
+ffffffff823d9970 T uslhcom_set_config
+ffffffff823d99d0 T uslhcom_set_baud_rate
+ffffffff823d9a00 T uslhcom_create_config
+ffffffff823d9a80 T uslhcom_setup
+ffffffff823da000 T ulpt_ucode_loader_hp
+ffffffff823da1f0 T ulpt_match
+ffffffff823da260 T ulpt_attach
+ffffffff823da520 T ulpt_detach
+ffffffff823da620 T ulpt_load_firmware
+ffffffff823da6b0 T ulptopen
+ffffffff823da9e0 T ulpt_status
+ffffffff823daa50 T ulpt_reset
+ffffffff823daad0 t ulpt_input
+ffffffff823dab00 T ulpt_statusmsg
+ffffffff823daba0 T ulptclose
+ffffffff823dac50 T ulpt_do_write
+ffffffff823dae10 T ulptwrite
+ffffffff823db000 T umass_match
+ffffffff823db0a0 T umass_attach
+ffffffff823db5d0 T umass_detach
+ffffffff823db6e0 T umass_bbb_transfer
+ffffffff823db960 T umass_bbb_reset
+ffffffff823dba00 T umass_bbb_state
+ffffffff823dbf90 T umass_cbi_transfer
+ffffffff823dc210 T umass_cbi_reset
+ffffffff823dc2d0 T umass_cbi_state
+ffffffff823dc8e0 T umass_disco
+ffffffff823dca60 T umass_bbb_get_max_lun
+ffffffff823dcae0 T umass_polled_transfer
+ffffffff823dcbd0 T umass_setup_transfer
+ffffffff823dcd60 T umass_setup_ctrl_transfer
+ffffffff823dcef0 T umass_adjust_transfer
+ffffffff823dcfa0 T umass_clear_endpoint_stall
+ffffffff823dd040 T umass_cbi_adsc
+ffffffff823de000 T umass_init_insystem
+ffffffff823de020 T umass_init_shuttle
+ffffffff823de080 T umass_fixup_sony
+ffffffff823de100 T umass_fixup_yedata
+ffffffff823de150 T umass_lookup
+ffffffff823df000 T umass_scsi_cmd
+ffffffff823df1a0 T umass_scsi_probe
+ffffffff823df270 T umass_scsi_attach
+ffffffff823df3b0 T umass_io_get
+ffffffff823df410 T umass_io_put
+ffffffff823df440 T umass_scsi_detach
+ffffffff823df4c0 T umass_scsi_cb
+ffffffff823df6b0 T umass_scsi_sense_cb
+ffffffff823e0000 T uthum_match
+ffffffff823e0070 T uthum_attach
+ffffffff823e0270 T uthum_detach
+ffffffff823e0370 T uthum_intr
+ffffffff823e03a0 T uthum_check_device_info
+ffffffff823e0680 T uthum_setup_sensors
+ffffffff823e0890 T uthum_print_sensorinfo
+ffffffff823e09d0 T uthum_refresh
+ffffffff823e0b20 T uthum_reset_device
+ffffffff823e0ba0 T uthum_issue_cmd
+ffffffff823e0de0 T uthum_read_data
+ffffffff823e0f50 T uthum_ntc_tuning
+ffffffff823e11d0 T uthum_ntc_getdata
+ffffffff823e1250 T uthum_refresh_temper
+ffffffff823e1330 T uthum_refresh_temperntc
+ffffffff823e15c0 T uthum_refresh_temperhum
+ffffffff823e16e0 T uthum_sht1x_temp
+ffffffff823e1720 T uthum_sht1x_rh
+ffffffff823e17b0 T uthum_ds75_temp
+ffffffff823e17f0 T uthum_ntc_temp
+ffffffff823e2000 T ugold_match
+ffffffff823e20b0 T ugold_attach
+ffffffff823e22e0 T ugold_detach
+ffffffff823e2390 T ugold_ds75_intr
+ffffffff823e25c0 T ugold_si700x_intr
+ffffffff823e2a20 T ugold_refresh
+ffffffff823e2b60 T ugold_issue_cmd
+ffffffff823e3000 T utrh_match
+ffffffff823e3070 T utrh_attach
+ffffffff823e3260 T utrh_detach
+ffffffff823e3350 T utrh_intr
+ffffffff823e3390 T utrh_refresh
+ffffffff823e3570 T utrh_sht1x_temp
+ffffffff823e35a0 T utrh_sht1x_rh
+ffffffff823e4000 T uoak_check_device_ready
+ffffffff823e4080 T uoak_set_cmd
+ffffffff823e4150 T uoak_get_cmd
+ffffffff823e4290 T uoak_get_device_name
+ffffffff823e4340 T uoak_get_report_mode
+ffffffff823e43e0 T uoak_get_report_rate
+ffffffff823e4480 T uoak_get_sample_rate
+ffffffff823e4520 T uoak_set_sample_rate
+ffffffff823e45b0 T uoak_led_status
+ffffffff823e4650 T uoak_led_ctrl
+ffffffff823e46b0 T uoak_get_devinfo
+ffffffff823e46d0 T uoak_get_setting
+ffffffff823e48c0 T uoak_print_devinfo
+ffffffff823e48e0 T uoak_print_setting
+ffffffff823e4980 T uoak_sensor_attach
+ffffffff823e4a90 T uoak_sensor_detach
+ffffffff823e4b00 T uoak_sensor_update
+ffffffff823e4bb0 T uoak_sensor_refresh
+ffffffff823e5000 T uoakrh_match
+ffffffff823e5070 T uoakrh_attach
+ffffffff823e5300 T uoakrh_detach
+ffffffff823e53c0 T uoakrh_dev_print
+ffffffff823e5430 T uoakrh_dev_setting
+ffffffff823e54e0 T uoakrh_intr
+ffffffff823e5590 T uoakrh_refresh
+ffffffff823e5640 T uoakrh_get_sensor_setting
+ffffffff823e6000 T uoaklux_match
+ffffffff823e6070 T uoaklux_attach
+ffffffff823e6280 T uoaklux_detach
+ffffffff823e6330 T uoaklux_dev_print
+ffffffff823e63a0 T uoaklux_dev_setting
+ffffffff823e6450 T uoaklux_intr
+ffffffff823e64c0 T uoaklux_refresh
+ffffffff823e6540 T uoaklux_get_sensor_setting
+ffffffff823e7000 T uoakv_match
+ffffffff823e7070 T uoakv_attach
+ffffffff823e7310 T uoakv_detach
+ffffffff823e7430 T uoakv_dev_print
+ffffffff823e7620 T uoakv_dev_setting
+ffffffff823e7770 T uoakv_intr
+ffffffff823e78e0 T uoakv_refresh
+ffffffff823e79e0 T uoakv_get_channel_setting
+ffffffff823e7aa0 T uoakv_get_sensor_setting
+ffffffff823e8000 T uonerng_match
+ffffffff823e8050 T uonerng_attach
+ffffffff823e83c0 T uonerng_detach
+ffffffff823e8460 T uonerng_task
+ffffffff823e8590 T uonerng_enable
+ffffffff823e86f0 T uonerng_timeout
+ffffffff823e8710 T uonerng_cleanup
+ffffffff823e8790 T uonerng_rts
+ffffffff823e8820 T uonerng_set_line_state
+ffffffff823e9000 T urng_match
+ffffffff823e9070 T urng_attach
+ffffffff823e9270 T urng_detach
+ffffffff823e9300 T urng_task
+ffffffff823e9410 T urng_timeout
+ffffffff823ea000 T udcf_match
+ffffffff823ea070 T udcf_attach
+ffffffff823ea3d0 T udcf_detach
+ffffffff823ea510 T udcf_nc_signal
+ffffffff823ea580 T udcf_ft232r_signal
+ffffffff823ea600 T udcf_probe
+ffffffff823ea790 T udcf_bv_probe
+ffffffff823ea820 T udcf_mg_probe
+ffffffff823eac00 T udcf_sl_probe
+ffffffff823eac80 T udcf_intr
+ffffffff823eaca0 T udcf_bv_intr
+ffffffff823eacc0 T udcf_mg_intr
+ffffffff823eace0 T udcf_sl_intr
+ffffffff823ead00 T udcf_it_intr
+ffffffff823ead90 T udcf_nc_init_hw
+ffffffff823eae70 T udcf_ft232r_init_hw
+ffffffff823eb000 T umbg_match
+ffffffff823eb060 T umbg_attach
+ffffffff823eb380 T umbg_detach
+ffffffff823eb480 T umbg_task
+ffffffff823eb640 T umbg_intr
+ffffffff823eb660 T umbg_it_intr
+ffffffff823eb6f0 T umbg_read
+ffffffff823ec000 T uvisor_close
+ffffffff823ec090 T uvisor_match
+ffffffff823ec100 T uvisor_attach
+ffffffff823ec4d0 T uvisor_detach
+ffffffff823ec570 T uvisor_init
+ffffffff823ed000 T udsbr_get_info
+ffffffff823ed0d0 T udsbr_set_info
+ffffffff823ed140 T udsbr_match
+ffffffff823ed1a0 T udsbr_attach
+ffffffff823ed1f0 T udsbr_detach
+ffffffff823ed230 T udsbr_activate
+ffffffff823ed270 T udsbr_req
+ffffffff823ed300 T udsbr_start
+ffffffff823ed3c0 T udsbr_stop
+ffffffff823ed480 T udsbr_setfreq
+ffffffff823ed570 T udsbr_status
+ffffffff823ee000 T utwitch_match
+ffffffff823ee070 T utwitch_attach
+ffffffff823ee2a0 T utwitch_detach
+ffffffff823ee360 T utwitch_intr
+ffffffff823ee400 T utwitch_refresh
+ffffffff823ee4e0 T utwitch_set_mode
+ffffffff823ee5a0 T utwitch_read_value_request
+ffffffff823ee650 T utwitch_write_value_request
+ffffffff823ef000 T aue_match
+ffffffff823ef070 T aue_attach
+ffffffff823ef420 T aue_detach
+ffffffff823ef550 T aue_csr_read_1
+ffffffff823ef5e0 T aue_csr_read_2
+ffffffff823ef670 T aue_csr_write_1
+ffffffff823ef710 T aue_csr_write_2
+ffffffff823ef7a0 T aue_eeprom_getword
+ffffffff823ef930 T aue_read_mac
+ffffffff823ef9a0 T aue_lock_mii
+ffffffff823ef9c0 T aue_unlock_mii
+ffffffff823efa20 T aue_miibus_readreg
+ffffffff823efc10 T aue_miibus_writereg
+ffffffff823efdc0 T aue_miibus_statchg
+ffffffff823f0140 T aue_crc
+ffffffff823f0240 T aue_iff
+ffffffff823f0610 T aue_reset_pegasus_II
+ffffffff823f0700 T aue_reset
+ffffffff823f0920 T aue_tick_task
+ffffffff823f09f0 T aue_stop
+ffffffff823f0c20 T aue_ioctl
+ffffffff823f0dc0 T aue_start
+ffffffff823f0eb0 T aue_watchdog
+ffffffff823f0f60 T aue_ifmedia_upd
+ffffffff823f1000 T aue_ifmedia_sts
+ffffffff823f1060 T aue_tick
+ffffffff823f10d0 T aue_newbuf
+ffffffff823f11d0 T aue_rx_list_init
+ffffffff823f1290 T aue_tx_list_init
+ffffffff823f1340 T aue_intr
+ffffffff823f1460 T aue_rxeof
+ffffffff823f1650 T aue_txeof
+ffffffff823f1760 T aue_send
+ffffffff823f18a0 T aue_init
+ffffffff823f1d40 T aue_openpipes
+ffffffff823f2000 T axe_match
+ffffffff823f2070 T axe_attach
+ffffffff823f25a0 T axe_detach
+ffffffff823f2710 T axe_lock_mii
+ffffffff823f2730 T axe_unlock_mii
+ffffffff823f2790 T axe_cmd
+ffffffff823f2840 T axe_miibus_readreg
+ffffffff823f29e0 T axe_miibus_writereg
+ffffffff823f2b50 T axe_miibus_statchg
+ffffffff823f2c80 T axe_ifmedia_upd
+ffffffff823f2d00 T axe_ifmedia_sts
+ffffffff823f2d60 T axe_iff
+ffffffff823f2f50 T axe_reset
+ffffffff823f2fb0 T axe_ax88178_init
+ffffffff823f3390 T axe_ax88772b_nodeid
+ffffffff823f3500 T axe_ax88772_init
+ffffffff823f3730 T axe_tick_task
+ffffffff823f37e0 T axe_stop
+ffffffff823f39b0 T axe_ioctl
+ffffffff823f3b00 T axe_start
+ffffffff823f3bc0 T axe_watchdog
+ffffffff823f3d00 T axe_tick
+ffffffff823f3d70 T axe_newbuf
+ffffffff823f3e00 T axe_rx_list_init
+ffffffff823f3eb0 T axe_tx_list_init
+ffffffff823f3f60 T axe_rxeof
+ffffffff823f4200 T axe_txeof
+ffffffff823f43a0 T axe_encap
+ffffffff823f4520 T axe_init
+ffffffff823f5000 T axen_match
+ffffffff823f5070 T axen_attach
+ffffffff823f54b0 T axen_detach
+ffffffff823f5620 T axen_lock_mii
+ffffffff823f5640 T axen_unlock_mii
+ffffffff823f56a0 T axen_cmd
+ffffffff823f5750 T axen_miibus_readreg
+ffffffff823f5870 T axen_miibus_writereg
+ffffffff823f5980 T axen_miibus_statchg
+ffffffff823f5ae0 T axen_ifmedia_upd
+ffffffff823f5b70 T axen_ifmedia_sts
+ffffffff823f5bd0 T axen_iff
+ffffffff823f5dd0 T axen_reset
+ffffffff823f5e40 T axen_ax88179_init
+ffffffff823f6500 T axen_tick_task
+ffffffff823f65b0 T axen_stop
+ffffffff823f6780 T axen_ioctl
+ffffffff823f68d0 T axen_start
+ffffffff823f6990 T axen_watchdog
+ffffffff823f6ad0 T axen_tick
+ffffffff823f6b40 T axen_newbuf
+ffffffff823f6bd0 T axen_rx_list_init
+ffffffff823f6c80 T axen_tx_list_init
+ffffffff823f6d30 T axen_rxeof
+ffffffff823f7070 T axen_txeof
+ffffffff823f7210 T axen_encap
+ffffffff823f7370 T axen_init
+ffffffff823f8000 T smsc_match
+ffffffff823f8070 T smsc_attach
+ffffffff823f8430 T smsc_detach
+ffffffff823f8590 T smsc_read_reg
+ffffffff823f8630 T smsc_write_reg
+ffffffff823f86c0 T smsc_wait_for_bits
+ffffffff823f87a0 T smsc_miibus_readreg
+ffffffff823f89e0 T smsc_lock_mii
+ffffffff823f8a00 T smsc_unlock_mii
+ffffffff823f8a60 T smsc_miibus_writereg
+ffffffff823f8cd0 T smsc_miibus_statchg
+ffffffff823f8f30 T smsc_ifmedia_upd
+ffffffff823f8f90 T smsc_ifmedia_sts
+ffffffff823f8ff0 T smsc_iff
+ffffffff823f91f0 T smsc_sethwcsum
+ffffffff823f9310 T smsc_setmacaddress
+ffffffff823f9400 T smsc_reset
+ffffffff823f9460 T smsc_chip_init
+ffffffff823f9b90 T smsc_init
+ffffffff823f9df0 T smsc_stop
+ffffffff823f9fb0 T smsc_rx_list_init
+ffffffff823fa060 T smsc_tx_list_init
+ffffffff823fa110 T smsc_rxeof
+ffffffff823fa300 T smsc_start
+ffffffff823fa3b0 T smsc_encap
+ffffffff823fa4e0 T smsc_tick
+ffffffff823fa550 T smsc_ioctl
+ffffffff823fa6a0 T smsc_tick_task
+ffffffff823fa750 T smsc_txeof
+ffffffff823fb000 T cue_match
+ffffffff823fb070 T cue_attach
+ffffffff823fb300 T cue_detach
+ffffffff823fb3f0 T cue_csr_read_1
+ffffffff823fb480 T cue_csr_read_2
+ffffffff823fb510 T cue_csr_write_1
+ffffffff823fb5a0 T cue_mem
+ffffffff823fb620 T cue_getmac
+ffffffff823fb6b0 T cue_setmulti
+ffffffff823fb820 T cue_reset
+ffffffff823fb8c0 T cue_tick_task
+ffffffff823fba50 T cue_stop
+ffffffff823fbc70 T cue_ioctl
+ffffffff823fbed0 T cue_start
+ffffffff823fbfb0 T cue_watchdog
+ffffffff823fc070 T cue_tick
+ffffffff823fc0e0 T cue_newbuf
+ffffffff823fc1e0 T cue_rx_list_init
+ffffffff823fc2a0 T cue_tx_list_init
+ffffffff823fc350 T cue_rxeof
+ffffffff823fc540 T cue_txeof
+ffffffff823fc650 T cue_send
+ffffffff823fc780 T cue_init
+ffffffff823fccb0 T cue_open_pipes
+ffffffff823fd000 T kue_match
+ffffffff823fd070 T kue_attach
+ffffffff823fd100 T kue_detach
+ffffffff823fd1f0 T kue_setword
+ffffffff823fd250 T kue_ctl
+ffffffff823fd2d0 T kue_load_fw
+ffffffff823fd570 T kue_reset
+ffffffff823fd5e0 T kue_setmulti
+ffffffff823fd7b0 T kue_attachhook
+ffffffff823fda90 T kue_ioctl
+ffffffff823fdc80 T kue_start
+ffffffff823fdd50 T kue_watchdog
+ffffffff823fde10 T kue_stop
+ffffffff823fdfa0 T kue_newbuf
+ffffffff823fe090 T kue_rx_list_init
+ffffffff823fe1c0 T kue_tx_list_init
+ffffffff823fe270 T kue_rxeof
+ffffffff823fe4e0 T kue_txeof
+ffffffff823fe5f0 T kue_send
+ffffffff823fe740 T kue_init
+ffffffff823fe8f0 T kue_open_pipes
+ffffffff823ff000 T cdce_match
+ffffffff823ff0b0 T cdce_attach
+ffffffff823ff7a0 T cdce_detach
+ffffffff823ff830 T cdce_ioctl
+ffffffff823ff940 T cdce_start
+ffffffff823ffa10 T cdce_watchdog
+ffffffff823ffa90 T cdce_stop
+ffffffff823ffc20 T cdce_encap
+ffffffff823ffd60 T cdce_txeof
+ffffffff823ffea0 T cdce_init
+ffffffff82400120 T cdce_intr
+ffffffff82400180 T cdce_tx_list_init
+ffffffff82400230 T cdce_rx_list_init
+ffffffff824002f0 T cdce_rxeof
+ffffffff82400520 T cdce_newbuf
+ffffffff82401000 T urndis_match
+ffffffff824010b0 T urndis_attach
+ffffffff824014f0 T urndis_detach
+ffffffff82401570 T urndis_ctrl_msg
+ffffffff824015e0 T urndis_ctrl_send
+ffffffff824016a0 T urndis_ctrl_recv
+ffffffff824017c0 T urndis_ctrl_handle
+ffffffff824019f0 T urndis_ctrl_handle_init
+ffffffff82401a90 T urndis_ctrl_handle_query
+ffffffff82401bc0 T urndis_ctrl_handle_reset
+ffffffff82401c70 T urndis_ctrl_handle_status
+ffffffff82401ce0 T urndis_ctrl_set
+ffffffff82401eb0 T urndis_ctrl_init
+ffffffff82402030 T urndis_ctrl_halt
+ffffffff82402170 T urndis_ctrl_query
+ffffffff82402330 T urndis_ctrl_set_param
+ffffffff824024a0 T urndis_encap
+ffffffff824025f0 T urndis_txeof
+ffffffff82402720 T urndis_stop
+ffffffff82402870 T urndis_decap
+ffffffff82402a80 T urndis_newbuf
+ffffffff82402b50 T urndis_rx_list_init
+ffffffff82402c10 T urndis_tx_list_init
+ffffffff82402cc0 T urndis_ioctl
+ffffffff82402dd0 T urndis_init
+ffffffff82403020 T urndis_rxeof
+ffffffff82403130 T urndis_start
+ffffffff82403200 T urndis_lookup
+ffffffff82404000 T mos_match
+ffffffff82404070 T mos_attach
+ffffffff82404470 T mos_detach
+ffffffff824045e0 T mos_lock_mii
+ffffffff82404600 T mos_unlock_mii
+ffffffff82404660 T mos_reg_read_1
+ffffffff824046f0 T mos_reg_read_2
+ffffffff82404780 T mos_reg_write_1
+ffffffff82404810 T mos_reg_write_2
+ffffffff824048a0 T mos_readmac
+ffffffff82404920 T mos_writemac
+ffffffff824049a0 T mos_write_mcast
+ffffffff82404a20 T mos_miibus_readreg
+ffffffff82404c40 T mos_miibus_writereg
+ffffffff82404e10 T mos_miibus_statchg
+ffffffff82404ff0 T mos_ifmedia_upd
+ffffffff82405070 T mos_ifmedia_sts
+ffffffff824050d0 T mos_iff
+ffffffff824052e0 T mos_reset
+ffffffff82405400 T mos_chip_init
+ffffffff82405540 T mos_tick_task
+ffffffff82405610 T mos_stop
+ffffffff824057b0 T mos_ioctl
+ffffffff82405900 T mos_start
+ffffffff82405a50 T mos_watchdog
+ffffffff82405b00 T mos_tick
+ffffffff82405b70 T mos_newbuf
+ffffffff82405c00 T mos_rx_list_init
+ffffffff82405cb0 T mos_tx_list_init
+ffffffff82405d60 T mos_rxeof
+ffffffff82405f90 T mos_txeof
+ffffffff824060a0 T mos_encap
+ffffffff824061a0 T mos_init
+ffffffff82407000 T mue_match
+ffffffff82407070 T mue_attach
+ffffffff82407450 T mue_detach
+ffffffff82407580 T mue_csr_read
+ffffffff82407610 T mue_csr_write
+ffffffff824076a0 T mue_lock_mii
+ffffffff824076c0 T mue_unlock_mii
+ffffffff82407720 T mue_mii_wait
+ffffffff82407800 T mue_miibus_readreg
+ffffffff82407a80 T mue_miibus_writereg
+ffffffff82407cf0 T mue_miibus_statchg
+ffffffff82408010 T mue_ifmedia_upd
+ffffffff82408070 T mue_ifmedia_sts
+ffffffff824080d0 T mue_eeprom_wait
+ffffffff824081b0 T mue_eeprom_getbyte
+ffffffff824083c0 T mue_read_eeprom
+ffffffff824085b0 T mue_dataport_wait
+ffffffff82408690 T mue_dataport_write
+ffffffff82408960 T mue_init_ltm
+ffffffff82408be0 T mue_chip_init
+ffffffff824098c0 T mue_set_macaddr
+ffffffff82409a30 T mue_tick_task
+ffffffff82409ae0 T mue_stop
+ffffffff82409c80 T mue_ioctl
+ffffffff82409dd0 T mue_start
+ffffffff82409e90 T mue_watchdog
+ffffffff82409fc0 T mue_tick
+ffffffff8240a030 T mue_rx_list_init
+ffffffff8240a0e0 T mue_tx_list_init
+ffffffff8240a190 T mue_open_pipes
+ffffffff8240a2a0 T mue_rxeof
+ffffffff8240a4a0 T mue_encap
+ffffffff8240a5c0 T mue_txeof
+ffffffff8240a760 T mue_iff
+ffffffff8240a980 T mue_init
+ffffffff8240ab30 T mue_reset
+ffffffff8240b000 T udav_match
+ffffffff8240b070 T udav_attach
+ffffffff8240b440 T udav_detach
+ffffffff8240b590 T udav_tick_task
+ffffffff8240b700 T udav_stop_task
+ffffffff8240b720 T udav_reset
+ffffffff8240b990 T udav_csr_read
+ffffffff8240ba50 T udav_start
+ffffffff8240bb50 T udav_ioctl
+ffffffff8240bcf0 T udav_watchdog
+ffffffff8240bda0 T udav_miibus_readreg
+ffffffff8240c010 T udav_miibus_writereg
+ffffffff8240c280 T udav_miibus_statchg
+ffffffff8240c2b0 T udav_ifmedia_change
+ffffffff8240c360 T udav_ifmedia_status
+ffffffff8240c420 T udav_tick
+ffffffff8240c460 T udav_stop
+ffffffff8240c5c0 T udav_csr_write
+ffffffff8240c680 T udav_csr_read1
+ffffffff8240c740 T udav_csr_write1
+ffffffff8240c7f0 T udav_init
+ffffffff8240cdd0 T udav_tx_list_init
+ffffffff8240ce80 T udav_rx_list_init
+ffffffff8240cf40 T udav_iff
+ffffffff8240d2d0 T udav_openpipes
+ffffffff8240d400 T udav_rxeof
+ffffffff8240d630 T udav_newbuf
+ffffffff8240d730 T udav_send
+ffffffff8240d8a0 T udav_txeof
+ffffffff8240d9d0 T udav_lock_mii
+ffffffff8240d9f0 T udav_unlock_mii
+ffffffff8240e000 T upl_match
+ffffffff8240e070 T upl_attach
+ffffffff8240e270 T upl_detach
+ffffffff8240e320 T upl_ioctl
+ffffffff8240e440 T upl_start
+ffffffff8240e510 T upl_watchdog
+ffffffff8240e5b0 T upl_output
+ffffffff8240e5d0 T upl_stop
+ffffffff8240e760 T upl_newbuf
+ffffffff8240e850 T upl_rx_list_init
+ffffffff8240e980 T upl_tx_list_init
+ffffffff8240ea30 T upl_rxeof
+ffffffff8240ec60 T upl_txeof
+ffffffff8240ed70 T upl_send
+ffffffff8240ee90 T upl_init
+ffffffff8240efd0 T upl_openpipes
+ffffffff8240f140 T upl_intr
+ffffffff82410000 T ugl_match
+ffffffff82410070 T ugl_attach
+ffffffff82410230 T ugl_detach
+ffffffff824102e0 T ugl_ioctl
+ffffffff824103f0 T ugl_start
+ffffffff824104c0 T ugl_watchdog
+ffffffff82410540 T ugl_stop
+ffffffff82410650 T ugl_newbuf
+ffffffff82410740 T ugl_rx_list_init
+ffffffff82410870 T ugl_tx_list_init
+ffffffff82410920 T ugl_rxeof
+ffffffff82410bd0 T ugl_txeof
+ffffffff82410ce0 T ugl_send
+ffffffff82410e20 T ugl_init
+ffffffff82410f60 T ugl_openpipes
+ffffffff824110d0 T ugl_intr
+ffffffff82412000 T url_match
+ffffffff82412070 T url_attach
+ffffffff82412460 T url_detach
+ffffffff824125b0 T url_tick_task
+ffffffff82412680 T url_stop_task
+ffffffff824126a0 T url_reset
+ffffffff82412850 T url_mem
+ffffffff82412910 T url_start
+ffffffff82412a10 T url_ioctl
+ffffffff82412bb0 T url_watchdog
+ffffffff82412c60 T url_int_miibus_readreg
+ffffffff82412e90 T url_int_miibus_writereg
+ffffffff82413060 T url_miibus_statchg
+ffffffff82413090 T url_ifmedia_change
+ffffffff82413140 T url_ifmedia_status
+ffffffff824131d0 T url_tick
+ffffffff82413240 T url_stop
+ffffffff824133a0 T url_csr_read_1
+ffffffff82413460 T url_csr_read_2
+ffffffff82413520 T url_csr_write_1
+ffffffff824135d0 T url_csr_write_2
+ffffffff82413680 T url_csr_write_4
+ffffffff82413730 T url_init
+ffffffff82413bb0 T url_tx_list_init
+ffffffff82413c60 T url_rx_list_init
+ffffffff82413d20 T url_iff
+ffffffff82413fa0 T url_openpipes
+ffffffff824140d0 T url_rxeof
+ffffffff824142e0 T url_newbuf
+ffffffff824143e0 T url_send
+ffffffff82414530 T url_txeof
+ffffffff82414660 T url_lock_mii
+ffffffff82414680 T url_unlock_mii
+ffffffff82415000 T ure_match
+ffffffff82415070 T ure_attach
+ffffffff82415680 T ure_detach
+ffffffff82415790 T ure_ctl
+ffffffff82415840 T ure_read_mem
+ffffffff824158e0 T ure_write_mem
+ffffffff82415980 T ure_read_1
+ffffffff82415a20 T ure_read_2
+ffffffff82415ac0 T ure_read_4
+ffffffff82415b50 T ure_write_1
+ffffffff82415c10 T ure_write_2
+ffffffff82415cd0 T ure_write_4
+ffffffff82415d60 T ure_ocp_reg_read
+ffffffff82415e30 T ure_ocp_reg_write
+ffffffff82415f30 T ure_miibus_readreg
+ffffffff82416020 T ure_lock_mii
+ffffffff82416040 T ure_unlock_mii
+ffffffff824160a0 T ure_miibus_writereg
+ffffffff82416150 T ure_miibus_statchg
+ffffffff824161e0 T ure_ifmedia_init
+ffffffff824168e0 T ure_ifmedia_upd
+ffffffff82416af0 T ure_ifmedia_sts
+ffffffff82416c70 T ure_get_link_status
+ffffffff82416d00 T ure_add_media_types
+ffffffff82416df0 T ure_link_state
+ffffffff82416ea0 T ure_iff
+ffffffff82417080 T ure_rxvlan
+ffffffff824171c0 T ure_reset
+ffffffff824175d0 T ure_watchdog
+ffffffff824176b0 T ure_txeof
+ffffffff824177d0 T ure_init
+ffffffff82417a80 T ure_stop
+ffffffff82417bf0 T ure_rtl8152_nic_reset
+ffffffff82418270 T ure_rtl8153_nic_reset
+ffffffff82419040 T ure_xfer_list_init
+ffffffff82419120 T ure_rxeof
+ffffffff824193c0 T ure_start
+ffffffff82419760 T ure_encap_xfer
+ffffffff82419800 T ure_encap_txpkt
+ffffffff824198b0 T ure_tick
+ffffffff82419920 T ure_xfer_list_free
+ffffffff824199c0 T ure_rtl8152_init
+ffffffff82419d60 T ure_rtl8153_init
+ffffffff8241a740 T ure_rtl8153_phy_status
+ffffffff8241a800 T ure_rtl8153b_init
+ffffffff8241b860 T ure_wait_for_flash
+ffffffff8241b9c0 T ure_disable_teredo
+ffffffff8241bb40 T ure_reset_bmu
+ffffffff8241bc30 T ure_ioctl
+ffffffff8241bd90 T ure_tick_task
+ffffffff8241c000 T uaq_match
+ffffffff8241c070 T uaq_attach
+ffffffff8241c410 T uaq_detach
+ffffffff8241c4e0 T uaq_ctl
+ffffffff8241c590 T uaq_read_mem
+ffffffff8241c630 T uaq_write_mem
+ffffffff8241c6d0 T uaq_read_1
+ffffffff8241c760 T uaq_read_2
+ffffffff8241c7f0 T uaq_read_4
+ffffffff8241c880 T uaq_write_1
+ffffffff8241c920 T uaq_write_2
+ffffffff8241c9c0 T uaq_write_4
+ffffffff8241ca60 T uaq_link
+ffffffff8241cfc0 T uaq_ioctl
+ffffffff8241d110 T uaq_start
+ffffffff8241d3e0 T uaq_watchdog
+ffffffff8241d4c0 T uaq_ifmedia_upd
+ffffffff8241d600 T uaq_ifmedia_sts
+ffffffff8241d680 T uaq_add_media_types
+ffffffff8241d730 T uaq_stop
+ffffffff8241d8d0 T uaq_iff
+ffffffff8241da60 T uaq_reset
+ffffffff8241dc40 T uaq_init
+ffffffff8241df00 T uaq_xfer_list_init
+ffffffff8241dfe0 T uaq_rxeof
+ffffffff8241e2f0 T uaq_intr
+ffffffff8241e3d0 T uaq_xfer_list_free
+ffffffff8241e470 T uaq_txeof
+ffffffff8241e590 T uaq_encap_txpkt
+ffffffff8241e660 T uaq_encap_xfer
+ffffffff8241f000 T umodem_get_status
+ffffffff8241f050 T umodem_set
+ffffffff8241f110 T umodem_param
+ffffffff8241f1f0 T umodem_open
+ffffffff8241f280 T umodem_close
+ffffffff8241f300 T umodem_match
+ffffffff8241f3e0 T umodem_attach
+ffffffff8241f740 T umodem_detach
+ffffffff8241f7c0 T umodem_get_caps
+ffffffff8241f950 T umodem_set_comm_feature
+ffffffff8241f9c0 T umodem_intr
+ffffffff8241fad0 T umodem_set_line_coding
+ffffffff8241fb70 T umodem_dtr
+ffffffff8241fbf0 T umodem_set_line_state
+ffffffff8241fc60 T umodem_rts
+ffffffff8241fce0 T umodem_break
+ffffffff82420000 T uftdi_get_status
+ffffffff82420040 T uftdi_set
+ffffffff824200e0 T uftdi_param
+ffffffff824204c0 T uftdi_open
+ffffffff82420590 T uftdi_read
+ffffffff82420610 T uftdi_write
+ffffffff82420690 T uftdi_match
+ffffffff82420730 T uftdi_attach
+ffffffff82420990 T uftdi_detach
+ffffffff824209e0 T uftdi_break
+ffffffff82420a50 T uftdi_8u232am_getrate
+ffffffff82420b40 T uftdi_2232h_getrate
+ffffffff82421000 T uplcom_get_status
+ffffffff82421050 T uplcom_set
+ffffffff82421180 T uplcom_param
+ffffffff82421350 T uplcom_open
+ffffffff82421510 T uplcom_close
+ffffffff824215b0 T uplcom_match
+ffffffff82421620 T uplcom_attach
+ffffffff82421a20 T uplcom_detach
+ffffffff82421ab0 T uplcom_reset
+ffffffff82421b10 T uplcom_set_line_state
+ffffffff82421bc0 T uplcom_dtr
+ffffffff82421c80 T uplcom_rts
+ffffffff82421d20 T uplcom_break
+ffffffff82421d80 T uplcom_set_crtscts
+ffffffff82421e00 T uplcom_set_line_coding
+ffffffff82421ea0 T uplcom_intr
+ffffffff82422000 T umct_get_status
+ffffffff82422050 T umct_set
+ffffffff82422160 T umct_param
+ffffffff82422240 T umct_open
+ffffffff82422350 T umct_close
+ffffffff824223f0 T umct_match
+ffffffff82422460 T umct_attach
+ffffffff82422720 T umct_detach
+ffffffff824227b0 T umct_init
+ffffffff82422820 T umct_set_line_state
+ffffffff824228b0 T umct_dtr
+ffffffff82422950 T umct_rts
+ffffffff824229f0 T umct_break
+ffffffff82422a60 T umct_set_lcr
+ffffffff82422ac0 T umct_set_baudrate
+ffffffff82422cb0 T umct_intr
+ffffffff82423000 T uvscom_get_status
+ffffffff82423040 T uvscom_set
+ffffffff82423140 T uvscom_param
+ffffffff82423320 T uvscom_open
+ffffffff82423590 T uvscom_close
+ffffffff82423670 T uvscom_match
+ffffffff824236e0 T uvscom_attach
+ffffffff82423950 T uvscom_detach
+ffffffff824239e0 T uvscom_reset
+ffffffff82423a10 T uvscom_readstat
+ffffffff82423aa0 T uvscom_shutdown
+ffffffff82423b30 T uvscom_set_crtscts
+ffffffff82423b60 T uvscom_set_line
+ffffffff82423bf0 T uvscom_set_line_coding
+ffffffff82423cb0 T uvscom_dtr
+ffffffff82423d60 T uvscom_rts
+ffffffff82423e10 T uvscom_break
+ffffffff82423ea0 T uvscom_intr
+ffffffff82424000 T ubsa_get_status
+ffffffff82424040 T ubsa_set
+ffffffff82424130 T ubsa_param
+ffffffff82424320 T ubsa_open
+ffffffff82424400 T ubsa_close
+ffffffff824244a0 T ubsa_match
+ffffffff82424510 T ubsa_attach
+ffffffff824247b0 T ubsa_detach
+ffffffff82424840 T ubsa_request
+ffffffff824248e0 T ubsa_dtr
+ffffffff82424980 T ubsa_rts
+ffffffff82424a20 T ubsa_break
+ffffffff82424ab0 T ubsa_baudrate
+ffffffff82424ca0 T ubsa_flow
+ffffffff82424d60 T ubsa_parity
+ffffffff82424e10 T ubsa_databits
+ffffffff82424ea0 T ubsa_stopbits
+ffffffff82424f30 T ubsa_intr
+ffffffff82426000 T ukspan_match
+ffffffff82426070 T ukspan_attach
+ffffffff82426470 T ukspan_detach
+ffffffff82426520 T ukspan_incb
+ffffffff824266b0 T ukspan_destroy
+ffffffff82426740 T ukspan_outcb
+ffffffff824267c0 T ukspan_get_status
+ffffffff82426810 T ukspan_cmsg_init
+ffffffff82426880 T ukspan_cmsg_send
+ffffffff82426910 T ukspan_set
+ffffffff82426a00 T ukspan_param
+ffffffff82426c20 T ukspan_open
+ffffffff82426d40 T ukspan_close
+ffffffff82427000 T uslcom_get_status
+ffffffff82427040 T uslcom_set
+ffffffff824270d0 T uslcom_param
+ffffffff82427220 T uslcom_open
+ffffffff824272a0 T uslcom_close
+ffffffff82427310 T uslcom_match
+ffffffff82427380 T uslcom_attach
+ffffffff824275a0 T uslcom_detach
+ffffffff824275f0 T uslcom_break
+ffffffff82428000 T uark_get_status
+ffffffff82428040 T uark_set
+ffffffff82428070 T uark_param
+ffffffff82428270 T uark_match
+ffffffff824282e0 T uark_attach
+ffffffff82428510 T uark_detach
+ffffffff82428560 T uark_break
+ffffffff82428590 T uark_cmd
+ffffffff82429000 T moscom_set
+ffffffff824290b0 T moscom_param
+ffffffff82429220 T moscom_open
+ffffffff824292f0 T moscom_match
+ffffffff82429360 T moscom_attach
+ffffffff82429590 T moscom_detach
+ffffffff824295e0 T moscom_cmd
+ffffffff8242a000 T umcs_get_status
+ffffffff8242a0f0 T umcs_set
+ffffffff8242a270 T umcs_param
+ffffffff8242a410 T umcs_open
+ffffffff8242a970 T umcs_close
+ffffffff8242aae0 T umcs_match
+ffffffff8242ab50 T umcs_attach
+ffffffff8242aeb0 T umcs_detach
+ffffffff8242af20 T umcs_get_reg
+ffffffff8242af80 T umcs_intr
+ffffffff8242b0d0 T umcs_status_task
+ffffffff8242b160 T umcs_set_reg
+ffffffff8242b1c0 T umcs_get_uart_reg
+ffffffff8242b240 T umcs_set_uart_reg
+ffffffff8242b2c0 T umcs_set_baudrate
+ffffffff8242b5b0 T umcs_calc_baudrate
+ffffffff8242b6a0 T umcs_dtr
+ffffffff8242b750 T umcs_rts
+ffffffff8242b800 T umcs_break
+ffffffff8242c000 T uscom_match
+ffffffff8242c070 T uscom_attach
+ffffffff8242c2a0 T uscom_detach
+ffffffff8242d000 T ucrcom_match
+ffffffff8242d090 T ucrcom_attach
+ffffffff8242d2b0 T ucrcom_detach
+ffffffff8242e000 T uxrcom_get_status
+ffffffff8242e050 T uxrcom_set
+ffffffff8242e0f0 T uxrcom_param
+ffffffff8242e210 T uxrcom_open
+ffffffff8242e290 T uxrcom_close
+ffffffff8242e310 T uxrcom_match
+ffffffff8242e380 T uxrcom_attach
+ffffffff8242e640 T uxrcom_detach
+ffffffff8242e6c0 T uxrcom_intr
+ffffffff8242e7a0 T uxrcom_break
+ffffffff8242e800 T uxrcom_set_line_coding
+ffffffff8242f000 T uipaq_set
+ffffffff8242f1b0 T uipaq_match
+ffffffff8242f220 T uipaq_attach
+ffffffff8242f470 T uipaq_detach
+ffffffff8242f4c0 T uipaq_dtr
+ffffffff8242f570 T uipaq_rts
+ffffffff8242f620 T uipaq_break
+ffffffff82430000 T umsm_get_status
+ffffffff82430050 T umsm_set
+ffffffff82430100 T umsm_open
+ffffffff824301e0 T umsm_close
+ffffffff82430280 T umsm_match
+ffffffff824303a0 T umsm_attach
+ffffffff824306f0 T umsm_detach
+ffffffff82430780 T umsm_huawei_changemode
+ffffffff824307e0 T umsm_truinstall_changemode
+ffffffff82430840 T umsm_umass_changemode
+ffffffff82430bc0 T umsm_intr
+ffffffff82431000 T uchcom_get_status
+ffffffff82431070 T uchcom_set
+ffffffff82431130 T uchcom_param
+ffffffff824311b0 T uchcom_open
+ffffffff82431220 T uchcom_close
+ffffffff824312b0 T uchcom_match
+ffffffff82431320 T uchcom_attach
+ffffffff82431490 T uchcom_detach
+ffffffff82431540 T uchcom_find_ifaces
+ffffffff824315c0 T uchcom_find_endpoints
+ffffffff82431790 T uchcom_close_intr_pipe
+ffffffff82431820 T uchcom_generic_control_out
+ffffffff82431880 T uchcom_generic_control_in
+ffffffff82431900 T uchcom_write_reg
+ffffffff82431970 T uchcom_read_reg
+ffffffff82431a10 T uchcom_get_version
+ffffffff82431a90 T uchcom_read_status
+ffffffff82431b10 T uchcom_set_dtrrts_10
+ffffffff82431b70 T uchcom_set_dtrrts_20
+ffffffff82431bc0 T uchcom_update_version
+ffffffff82431c70 T uchcom_convert_status
+ffffffff82431ce0 T uchcom_update_status
+ffffffff82431dc0 T uchcom_set_dtrrts
+ffffffff82431e90 T uchcom_set_break
+ffffffff82431f70 T uchcom_calc_divider_settings
+ffffffff82432090 T uchcom_set_dte_rate
+ffffffff82432260 T uchcom_set_line_control
+ffffffff824323e0 T uchcom_clear_chip
+ffffffff82432470 T uchcom_reset_chip
+ffffffff82432500 T uchcom_setup_comm
+ffffffff82432690 T uchcom_setup_intr_pipe
+ffffffff82432760 T uchcom_intr
+ffffffff82433000 t uticom_get_status
+ffffffff82433030 t uticom_set
+ffffffff82433190 t uticom_param
+ffffffff824333d0 t uticom_open
+ffffffff824334b0 t uticom_close
+ffffffff82433590 T uticom_match
+ffffffff82433600 T uticom_attach
+ffffffff82433630 T uticom_detach
+ffffffff824336b0 T uticom_attach_hook
+ffffffff82433db0 t uticom_intr
+ffffffff82434000 T wi_cmd_usb
+ffffffff82434320 T wi_read_record_usb
+ffffffff82434610 T wi_write_record_usb
+ffffffff82434b30 T wi_alloc_nicmem_usb
+ffffffff82434be0 T wi_read_data_usb
+ffffffff82434cd0 T wi_write_data_usb
+ffffffff82434d50 T wi_get_fid_usb
+ffffffff82434da0 T wi_init_usb
+ffffffff82434ed0 T wi_start_usb
+ffffffff82434f70 T wi_ioctl_usb
+ffffffff824350f0 T wi_watchdog_usb
+ffffffff82435140 T wi_inquire_usb
+ffffffff82435190 T wi_usb_match
+ffffffff82435200 T wi_usb_attach
+ffffffff82435470 T wi_usb_detach
+ffffffff82435690 T wi_usb_rx_list_init
+ffffffff82435740 T wi_usb_tx_list_init
+ffffffff82435800 T wi_usb_open_pipes
+ffffffff82435980 T wi_usb_start_thread
+ffffffff824359a0 T wi_send_packet
+ffffffff82435b40 T wi_usb_txeof_frm
+ffffffff82435c90 T wi_usb_stop
+ffffffff82435cc0 T wi_usb_ctl_lock
+ffffffff82435d80 T wi_usb_tx_lock
+ffffffff82435e10 T wi_usb_txeof
+ffffffff82435f00 T wi_usb_do_transmit_sync
+ffffffff82435fe0 T wi_usb_tx_unlock
+ffffffff82436040 T wi_usb_ctl_unlock
+ffffffff824360b0 T wi_usb_intr
+ffffffff82436150 T wi_usb_rxeof
+ffffffff824364c0 T wi_usb_rxfrm
+ffffffff82436520 T wi_usb_txfrm
+ffffffff824365d0 T wi_usb_infofrm
+ffffffff82436630 T wi_usb_cmdresp
+ffffffff824366a0 T wi_usb_wridresp
+ffffffff824366e0 T wi_usb_rridresp
+ffffffff824367b0 T wi_usb_thread
+ffffffff82436b60 T wi_usb_tx_lock_try
+ffffffff82437000 T atu_match
+ffffffff824370b0 T atu_attach
+ffffffff82437350 T atu_detach
+ffffffff824373f0 T atu_usb_request
+ffffffff824374e0 T atu_send_command
+ffffffff824375d0 T atu_get_cmd_status
+ffffffff824376b0 T atu_wait_completion
+ffffffff824377f0 T atu_send_mib
+ffffffff824379c0 T atu_get_mib
+ffffffff82437ab0 T atu_start_scan
+ffffffff82437c20 T atu_switch_radio
+ffffffff82437d50 T atu_initial_config
+ffffffff82438190 T atu_join
+ffffffff82438320 T atu_get_dfu_state
+ffffffff82438410 T atu_get_opmode
+ffffffff82438500 T atu_internal_firmware
+ffffffff82438a20 T atu_external_firmware
+ffffffff82438d50 T atu_complete_attach
+ffffffff82439260 T atu_get_card_config
+ffffffff82439440 T atu_media_change
+ffffffff824394b0 T atu_init
+ffffffff824396d0 T atu_media_status
+ffffffff824396e0 T atu_task
+ffffffff824397b0 T atu_newstate
+ffffffff82439920 T atu_start
+ffffffff82439b60 T atu_ioctl
+ffffffff82439cd0 T atu_watchdog
+ffffffff82439de0 T atu_stop
+ffffffff82439f30 T atu_newbuf
+ffffffff8243a000 T atu_rx_list_init
+ffffffff8243a100 T atu_tx_list_init
+ffffffff8243a1e0 T atu_xfer_list_free
+ffffffff8243a290 T atu_rxeof
+ffffffff8243a5a0 T atu_txeof
+ffffffff8243a6a0 T atu_calculate_padding
+ffffffff8243a6f0 T atu_tx_start
+ffffffff8243b000 T ural_match
+ffffffff8243b070 T ural_attach
+ffffffff8243b600 T ural_detach
+ffffffff8243b740 T ural_task
+ffffffff8243ba70 T ural_next_scan
+ffffffff8243baf0 T ural_amrr_timeout
+ffffffff8243bbd0 T ural_read
+ffffffff8243bc70 T ural_read_eeprom
+ffffffff8243be90 T ural_get_rf
+ffffffff8243bed0 T ural_ioctl
+ffffffff8243c070 T ural_start
+ffffffff8243c230 T ural_watchdog
+ffffffff8243c2c0 T ural_newassoc
+ffffffff8243c300 T ural_newstate
+ffffffff8243c3a0 T ural_media_change
+ffffffff8243c400 T ural_free_rx_list
+ffffffff8243c470 T ural_free_tx_list
+ffffffff8243c5e0 T ural_alloc_tx_list
+ffffffff8243c6a0 T ural_alloc_rx_list
+ffffffff8243c7d0 T ural_init
+ffffffff8243cf10 T ural_write
+ffffffff8243cfa0 T ural_set_chan
+ffffffff8243d360 T ural_update_slot
+ffffffff8243d4d0 T ural_set_txpreamble
+ffffffff8243d5d0 T ural_set_basicrates
+ffffffff8243d670 T ural_set_bssid
+ffffffff8243d7b0 T ural_tx_bcn
+ffffffff8243d920 T ural_enable_tsf_sync
+ffffffff8243dab0 T ural_amrr_start
+ffffffff8243dbc0 T ural_txeof
+ffffffff8243dcc0 T ural_rxeof
+ffffffff8243dfe0 T ural_rxrate
+ffffffff8243e050 T ural_ack_rate
+ffffffff8243e0f0 T ural_txtime
+ffffffff8243e160 T ural_plcp_signal
+ffffffff8243e210 T ural_setup_tx_desc
+ffffffff8243e380 T ural_tx_data
+ffffffff8243eae0 T ural_update_promisc
+ffffffff8243ebf0 T ural_stop
+ffffffff8243ede0 T ural_eeprom_read
+ffffffff8243ee60 T ural_read_multi
+ffffffff8243eee0 T ural_write_multi
+ffffffff8243ef60 T ural_bbp_write
+ffffffff8243f160 T ural_bbp_read
+ffffffff8243f3e0 T ural_rf_write
+ffffffff8243f650 T ural_disable_rf_tune
+ffffffff8243f6a0 T ural_set_macaddr
+ffffffff8243f7e0 T ural_bbp_init
+ffffffff8243f8b0 T ural_set_txantenna
+ffffffff8243fad0 T ural_set_rxantenna
+ffffffff8243fb30 T ural_amrr_update
+ffffffff82440000 T rum_match
+ffffffff82440070 T rum_attach
+ffffffff82440a20 T rum_detach
+ffffffff82440b60 T rum_attachhook
+ffffffff82440c20 T rum_load_microcode
+ffffffff82440d50 T rum_task
+ffffffff82440fd0 T rum_next_scan
+ffffffff82441050 T rum_amrr_timeout
+ffffffff824410f0 T rum_read
+ffffffff82441180 T rum_read_eeprom
+ffffffff82441580 T rum_get_rf
+ffffffff824415c0 T rum_ioctl
+ffffffff82441760 T rum_start
+ffffffff82441920 T rum_watchdog
+ffffffff824419b0 T rum_newassoc
+ffffffff824419f0 T rum_newstate
+ffffffff82441a90 T rum_media_change
+ffffffff82441af0 T rum_free_rx_list
+ffffffff82441b60 T rum_free_tx_list
+ffffffff82441cd0 T rum_alloc_tx_list
+ffffffff82441da0 T rum_alloc_rx_list
+ffffffff82441ed0 T rum_init
+ffffffff82442560 T rum_write
+ffffffff824425f0 T rum_set_chan
+ffffffff82442870 T rum_update_slot
+ffffffff82442990 T rum_enable_mrr
+ffffffff82442a90 T rum_set_txpreamble
+ffffffff82442b80 T rum_set_basicrates
+ffffffff82442c30 T rum_set_bssid
+ffffffff82442d30 T rum_prepare_beacon
+ffffffff82442ed0 T rum_enable_tsf_sync
+ffffffff82443040 T rum_amrr_start
+ffffffff82443150 T rum_txeof
+ffffffff82443250 T rum_rxeof
+ffffffff82443570 T rum_rxrate
+ffffffff824435e0 T rum_ack_rate
+ffffffff82443680 T rum_txtime
+ffffffff824436f0 T rum_plcp_signal
+ffffffff824437a0 T rum_setup_tx_desc
+ffffffff82443920 T rum_tx_data
+ffffffff824440a0 T rum_update_promisc
+ffffffff824441a0 T rum_stop
+ffffffff82444400 T rum_eeprom_read
+ffffffff82444480 T rum_read_multi
+ffffffff82444500 T rum_write_multi
+ffffffff824445f0 T rum_bbp_write
+ffffffff82444860 T rum_bbp_read
+ffffffff82444b60 T rum_rf_write
+ffffffff82444dd0 T rum_select_antenna
+ffffffff82444f50 T rum_select_band
+ffffffff82445190 T rum_set_macaddr
+ffffffff82445290 T rum_bbp_init
+ffffffff824455b0 T rum_amrr_update
+ffffffff82446000 T run_match
+ffffffff82446070 T run_attach
+ffffffff82446800 T run_detach
+ffffffff82446940 T run_task
+ffffffff82446a40 T run_next_scan
+ffffffff82446ae0 T run_calibrate_to
+ffffffff82446bc0 T run_read
+ffffffff82446c30 T run_read_eeprom
+ffffffff824479b0 T run_get_rf
+ffffffff82447ad0 T run_ioctl
+ffffffff82447c70 T run_start
+ffffffff82447df0 T run_watchdog
+ffffffff82447e80 T run_node_alloc
+ffffffff82447ea0 T run_newassoc
+ffffffff82448040 T run_updateslot
+ffffffff82448120 T run_updateedca
+ffffffff82448200 T run_set_key
+ffffffff82448350 T run_delete_key
+ffffffff824484a0 T run_newstate
+ffffffff824485a0 T run_media_change
+ffffffff824486e0 T run_free_tx_ring
+ffffffff82448870 T run_free_rx_ring
+ffffffff824488e0 T run_alloc_rx_ring
+ffffffff824489d0 T run_alloc_tx_ring
+ffffffff82448b20 T run_load_microcode
+ffffffff82448f00 T run_write_region_1
+ffffffff82449000 T run_write
+ffffffff824490b0 T run_mcu_cmd
+ffffffff82449200 T run_reset
+ffffffff82449260 T run_read_region_1
+ffffffff824492b0 T run_write_2
+ffffffff82449310 T run_set_region_4
+ffffffff82449400 T run_efuse_read
+ffffffff824495e0 T run_efuse_read_2
+ffffffff824497b0 T run_eeprom_read_2
+ffffffff82449830 T run_rt2870_rf_write
+ffffffff82449940 T run_rt3070_rf_read
+ffffffff82449ab0 T run_rt3070_rf_write
+ffffffff82449bb0 T run_bbp_read
+ffffffff82449d20 T run_bbp_write
+ffffffff82449e20 T run_rt3593_get_txpower
+ffffffff8244a040 T run_get_txpower
+ffffffff8244a280 T run_stop
+ffffffff8244a730 T run_init
+ffffffff8244b8c0 T run_do_async
+ffffffff8244b9f0 T run_newstate_cb
+ffffffff8244bdf0 T run_set_leds
+ffffffff8244be20 T run_set_chan
+ffffffff8244bf40 T run_enable_mrr
+ffffffff8244c030 T run_set_txpreamble
+ffffffff8244c110 T run_set_basicrates
+ffffffff8244c1d0 T run_set_bssid
+ffffffff8244c2f0 T run_enable_tsf_sync
+ffffffff8244c400 T run_updateedca_cb
+ffffffff8244c760 T run_set_key_cb
+ffffffff8244ccd0 T run_delete_key_cb
+ffffffff8244ce90 T run_calibrate_cb
+ffffffff8244cf80 T run_rx_frame
+ffffffff8244d410 T run_rssi2dbm
+ffffffff8244d4c0 T run_rxeof
+ffffffff8244d640 T run_txeof
+ffffffff8244d6f0 T run_tx
+ffffffff8244db50 T run_iq_calib
+ffffffff8244de30 T run_select_chan_group
+ffffffff8244e690 T run_set_agc
+ffffffff8244e720 T run_rt2870_set_chan
+ffffffff8244e900 T run_rt3070_set_chan
+ffffffff8244eb40 T run_rt3572_set_chan
+ffffffff8244f080 T run_rt3593_set_chan
+ffffffff8244f670 T run_adjust_freq_offset
+ffffffff8244f720 T run_rt5390_set_chan
+ffffffff8244fab0 T run_rt5592_set_chan
+ffffffff824500d0 T run_set_rx_antenna
+ffffffff82450270 T run_set_macaddr
+ffffffff82450390 T run_updateslot_cb
+ffffffff82450470 T run_rt5390_bbp_init
+ffffffff82450700 T run_bbp_init
+ffffffff82450a00 T run_rt3070_rf_init
+ffffffff82451210 T run_rt3070_filter_calib
+ffffffff82451430 T run_rt3593_rf_init
+ffffffff824517d0 T run_rt5390_rf_init
+ffffffff82451b90 T run_rt3070_rf_setup
+ffffffff82452040 T run_rt3593_rf_setup
+ffffffff82452430 T run_rt5390_rf_setup
+ffffffff824526b0 T run_txrx_enable
+ffffffff82453000 T mtw_match
+ffffffff82453070 T mtw_attach
+ffffffff824532e0 T mtw_detach
+ffffffff82453480 T mtw_read
+ffffffff824534f0 T mtw_task
+ffffffff824535f0 T mtw_next_scan
+ffffffff82453690 T mtw_calibrate_to
+ffffffff82453770 T mtw_attachhook
+ffffffff82453d10 T mtw_free_mcu_ring
+ffffffff82453d60 T mtw_free_tx_ring
+ffffffff82453ef0 T mtw_free_rx_ring
+ffffffff82453f80 T mtw_wlan_enable
+ffffffff82454370 T mtw_load_microcode
+ffffffff82454860 T mtw_usb_dma_read
+ffffffff824548f0 T mtw_usb_dma_write
+ffffffff824549c0 T mtw_read_eeprom
+ffffffff824551a0 T mtw_get_rf
+ffffffff82455200 T mtw_ioctl
+ffffffff82455450 T mtw_start
+ffffffff824555d0 T mtw_watchdog
+ffffffff82455660 T mtw_node_alloc
+ffffffff82455680 T mtw_newassoc
+ffffffff82455820 T mtw_updateslot
+ffffffff82455900 T mtw_updateedca
+ffffffff824559e0 T mtw_set_key
+ffffffff82455b30 T mtw_delete_key
+ffffffff82455c80 T mtw_newstate
+ffffffff82455d80 T mtw_media_change
+ffffffff82455ec0 T mtw_alloc_rx_ring
+ffffffff82455fc0 T mtw_alloc_tx_ring
+ffffffff824560d0 T mtw_alloc_mcu_ring
+ffffffff82456180 T mtw_ucode_write
+ffffffff82456430 T mtw_write_cfg
+ffffffff82456490 T mtw_write
+ffffffff82456540 T mtw_ucode_setup
+ffffffff82456760 T mtw_read_cfg
+ffffffff824567d0 T mtw_write_ivb
+ffffffff82456830 T mtw_reset
+ffffffff82456890 T mtw_read_region_1
+ffffffff824568e0 T mtw_write_2
+ffffffff82456940 T mtw_write_region_1
+ffffffff82456990 T mtw_set_region_4
+ffffffff82456a80 T mtw_efuse_read_2
+ffffffff82456c50 T mtw_eeprom_read_2
+ffffffff82456cd0 T mtw_rf_read
+ffffffff82456e70 T mtw_rf_write
+ffffffff82456fa0 T mtw_bbp_read
+ffffffff82457110 T mtw_bbp_write
+ffffffff82457210 T mtw_mcu_calibrate
+ffffffff824572a0 T mtw_mcu_cmd
+ffffffff82457350 T mtw_mcu_channel
+ffffffff824573e0 T mtw_mcu_radio
+ffffffff82457470 T mtw_get_txpower
+ffffffff824575c0 T mtw_stop
+ffffffff82457c40 T mtw_init
+ffffffff82458b50 T mtw_do_async
+ffffffff82458c80 T mtw_newstate_cb
+ffffffff824591f0 T mtw_set_leds
+ffffffff82459280 T mtw_abort_tsf_sync
+ffffffff82459350 T mtw_set_chan
+ffffffff82459430 T mtw_enable_mrr
+ffffffff82459520 T mtw_set_txpreamble
+ffffffff82459600 T mtw_set_basicrates
+ffffffff824596c0 T mtw_set_bssid
+ffffffff824597e0 T mtw_enable_tsf_sync
+ffffffff824598f0 T mtw_updateedca_cb
+ffffffff82459c50 T mtw_updateslot_cb
+ffffffff82459d30 T mtw_set_key_cb
+ffffffff8245a340 T mtw_delete_key_cb
+ffffffff8245a500 T mtw_calibrate_cb
+ffffffff8245a5f0 T mtw_rx_frame
+ffffffff8245aa10 T mtw_rssi2dbm
+ffffffff8245aac0 T mtw_rxeof
+ffffffff8245ac10 T mtw_txeof
+ffffffff8245ad10 T mtw_tx
+ffffffff8245b1d0 T mtw_select_chan_group
+ffffffff8245b480 T mt7601_set_agc
+ffffffff8245b4e0 T mt7601_set_chan
+ffffffff8245b730 T mtw_set_txrts
+ffffffff8245b800 T mtw_set_macaddr
+ffffffff8245b920 T mt7601_bbp_init
+ffffffff8245ba30 T mt7601_rf_init
+ffffffff8245bb10 T mt7601_rf_setup
+ffffffff8245c030 T mt7601_rf_temperature
+ffffffff8245c4a0 T mt7601_rxdc_cal
+ffffffff8245c710 T mt7601_r49_read
+ffffffff8245c780 T mtw_txrx_enable
+ffffffff8245d000 T zyd_match
+ffffffff8245d070 T zyd_attach
+ffffffff8245d110 T zyd_detach
+ffffffff8245d230 T zyd_attachhook
+ffffffff8245d3c0 T zyd_loadfirmware
+ffffffff8245d4c0 T zyd_complete_attach
+ffffffff8245da00 T zyd_task
+ffffffff8245dda0 T zyd_next_scan
+ffffffff8245dde0 T zyd_amrr_timeout
+ffffffff8245de60 T zyd_open_pipes
+ffffffff8245e010 T zyd_read_eeprom
+ffffffff8245e310 T zyd_rf_attach
+ffffffff8245e530 T zyd_hw_init
+ffffffff8245edb0 T zyd_rf_name
+ffffffff8245edf0 T zyd_ioctl
+ffffffff8245eff0 T zyd_start
+ffffffff8245f170 T zyd_watchdog
+ffffffff8245f200 T zyd_node_alloc
+ffffffff8245f220 T zyd_newassoc
+ffffffff8245f2b0 T zyd_newstate
+ffffffff8245f350 T zyd_media_change
+ffffffff8245f3b0 T zyd_close_pipes
+ffffffff8245f480 T zyd_free_rx_list
+ffffffff8245f4d0 T zyd_free_tx_list
+ffffffff8245f540 T zyd_intr
+ffffffff8245f690 T zyd_alloc_tx_list
+ffffffff8245f780 T zyd_alloc_rx_list
+ffffffff8245f840 T zyd_init
+ffffffff8245fc50 T zyd_set_led
+ffffffff8245fd10 T zyd_write32
+ffffffff8245fd80 T zyd_set_chan
+ffffffff824600b0 T zyd_set_bssid
+ffffffff82460160 T zyd_cmd_read
+ffffffff82460380 T zyd_read16
+ffffffff824603f0 T zyd_read32
+ffffffff82460490 T zyd_cmd_write
+ffffffff824605e0 T zyd_write16
+ffffffff82460630 T zyd_rfwrite
+ffffffff82460760 T zyd_lock_phy
+ffffffff82460810 T zyd_unlock_phy
+ffffffff824608c0 T zyd_rfmd_init
+ffffffff82460a60 T zyd_rfmd_switch_radio
+ffffffff82460b00 T zyd_rfmd_set_channel
+ffffffff82460d50 T zyd_al2230_init
+ffffffff82461070 T zyd_al2230_init_b
+ffffffff82461210 T zyd_al2230_switch_radio
+ffffffff824612c0 T zyd_al2230_set_channel
+ffffffff82461650 T zyd_al7230B_init
+ffffffff82461bf0 T zyd_al7230B_switch_radio
+ffffffff82461c90 T zyd_al7230B_set_channel
+ffffffff82462220 T zyd_al2210_init
+ffffffff82462540 T zyd_al2210_switch_radio
+ffffffff82462570 T zyd_al2210_set_channel
+ffffffff82462880 T zyd_gct_init
+ffffffff82462a20 T zyd_gct_switch_radio
+ffffffff82462a50 T zyd_gct_set_channel
+ffffffff82462db0 T zyd_maxim_init
+ffffffff82462ff0 T zyd_maxim_switch_radio
+ffffffff82463020 T zyd_maxim_set_channel
+ffffffff82463480 T zyd_maxim2_init
+ffffffff824636c0 T zyd_maxim2_switch_radio
+ffffffff824636f0 T zyd_maxim2_set_channel
+ffffffff82463b50 T zyd_set_beacon_interval
+ffffffff82463c50 T zyd_set_multi
+ffffffff82463da0 T zyd_set_macaddr
+ffffffff82463e50 T zyd_switch_radio
+ffffffff82463fa0 T zyd_set_rxfilter
+ffffffff82464030 T zyd_plcp_signal
+ffffffff824640e0 T zyd_rx_data
+ffffffff82464320 T zyd_rxeof
+ffffffff82464510 T zyd_txeof
+ffffffff82464610 T zyd_tx
+ffffffff824649f0 T zyd_stop
+ffffffff82464b40 T zyd_iter_func
+ffffffff82465000 T upgt_match
+ffffffff824650a0 T upgt_attach
+ffffffff82465410 T upgt_detach
+ffffffff82465560 T upgt_device_type
+ffffffff824655f0 T upgt_newstate_task
+ffffffff82465700 T upgt_tx_task
+ffffffff82465a60 T upgt_next_scan
+ffffffff82465aa0 T upgt_set_led_blink
+ffffffff82465ad0 T upgt_alloc_tx
+ffffffff82465d00 T upgt_alloc_rx
+ffffffff82465db0 T upgt_alloc_cmd
+ffffffff82465e60 T upgt_attach_hook
+ffffffff82466460 T upgt_fw_alloc
+ffffffff824664f0 T upgt_device_init
+ffffffff824665f0 T upgt_fw_verify
+ffffffff82466800 T upgt_mem_init
+ffffffff82466920 T upgt_fw_load
+ffffffff82466da0 T upgt_rx_cb
+ffffffff82466ee0 T upgt_eeprom_read
+ffffffff824670a0 T upgt_eeprom_parse
+ffffffff824673d0 T upgt_ioctl
+ffffffff82467580 T upgt_start
+ffffffff824677e0 T upgt_watchdog
+ffffffff82467840 T upgt_newassoc
+ffffffff82467880 T upgt_newstate
+ffffffff82467910 T upgt_media_change
+ffffffff82467980 T upgt_free_tx
+ffffffff82467aa0 T upgt_free_rx
+ffffffff82467b00 T upgt_free_cmd
+ffffffff82467b50 T upgt_fw_free
+ffffffff82467bb0 T upgt_bulk_xmit
+ffffffff82467c70 T upgt_mem_alloc
+ffffffff82467ce0 T upgt_mem_free
+ffffffff82467d50 T upgt_crc32_le
+ffffffff82467d90 T upgt_fw_copy
+ffffffff82467e50 T upgt_chksum_le
+ffffffff82467ea0 T upgt_eeprom_parse_hwrx
+ffffffff82467ee0 T upgt_eeprom_parse_freq3
+ffffffff82467f70 T upgt_eeprom_parse_freq4
+ffffffff82468110 T upgt_eeprom_parse_freq6
+ffffffff824681d0 T upgt_init
+ffffffff82468370 T upgt_stop
+ffffffff824683d0 T upgt_set_channel
+ffffffff824685b0 T upgt_setup_rates
+ffffffff82468680 T upgt_set_macfilter
+ffffffff82468920 T upgt_set_led
+ffffffff82468b00 T upgt_get_stats
+ffffffff82468c50 T upgt_tx_done
+ffffffff82468de0 T upgt_rx
+ffffffff82468f90 T upgt_rx_rate
+ffffffff82468ff0 T upgt_hexdump
+ffffffff8246a000 T urtw_match
+ffffffff8246a070 T urtw_attach
+ffffffff8246a770 T urtw_detach
+ffffffff8246a960 T urtw_read32_c
+ffffffff8246a9c0 T urtw_read8_c
+ffffffff8246aa20 T urtw_get_rfchip
+ffffffff8246ab60 T urtw_get_macaddr
+ffffffff8246ac00 T urtw_get_txpwr
+ffffffff8246af80 T urtw_led_init
+ffffffff8246b030 T urtw_task
+ffffffff8246b2f0 T urtw_ledusbtask
+ffffffff8246b330 T urtw_next_scan
+ffffffff8246b3b0 T urtw_ledtask
+ffffffff8246b3e0 T urtw_init
+ffffffff8246b9d0 T urtw_8187b_init
+ffffffff8246c210 T urtw_ioctl
+ffffffff8246c450 T urtw_start
+ffffffff8246c620 T urtw_watchdog
+ffffffff8246c6b0 T urtw_newstate
+ffffffff8246c740 T urtw_media_change
+ffffffff8246c7c0 T urtw_free_tx_data_list
+ffffffff8246c880 T urtw_free_rx_data_list
+ffffffff8246c900 T urtw_close_pipes
+ffffffff8246c9a0 T urtw_open_pipes
+ffffffff8246cb20 T urtw_alloc_rx_data_list
+ffffffff8246cc60 T urtw_alloc_tx_data_list
+ffffffff8246cdb0 T urtw_eprom_read32
+ffffffff8246d1d0 T urtw_8225_write_s16
+ffffffff8246d240 T urtw_8225_read
+ffffffff8246d9b0 T urtw_read16_c
+ffffffff8246da10 T urtw_write16_c
+ffffffff8246da90 T urtw_8225_write_c
+ffffffff8246dd90 T urtw_8225_isv2
+ffffffff8246df10 T urtw_8225_rf_init
+ffffffff8246e590 T urtw_8225_rf_set_chan
+ffffffff8246e7e0 T urtw_8225_rf_set_sens
+ffffffff8246e8a0 T urtw_8225v2_rf_init
+ffffffff8246efb0 T urtw_8225v2_rf_set_chan
+ffffffff8246f200 T urtw_8225v2_b_rf_init
+ffffffff8246fa30 T urtw_8225v2_b_rf_set_chan
+ffffffff8246fb90 T urtw_write8_c
+ffffffff8246fc00 T urtw_eprom_cs
+ffffffff8246fcd0 T urtw_eprom_ck
+ffffffff8246fe00 T urtw_eprom_sendbits
+ffffffff8246fe90 T urtw_eprom_writebit
+ffffffff8246ff60 T urtw_eprom_readbit
+ffffffff82470000 T urtw_read8e
+ffffffff82470060 T urtw_write8e
+ffffffff824700d0 T urtw_write32_c
+ffffffff82470140 T urtw_8180_set_anaparam
+ffffffff82470390 T urtw_8185_set_anaparam2
+ffffffff824705e0 T urtw_intr_disable
+ffffffff82470640 T urtw_reset
+ffffffff82470960 T urtw_led_on
+ffffffff82470a30 T urtw_led_mode0
+ffffffff82470cb0 T urtw_led_mode1
+ffffffff82470ce0 T urtw_led_mode2
+ffffffff82470d10 T urtw_led_mode3
+ffffffff82470d40 T urtw_led_blink
+ffffffff82471060 T urtw_led_ctl
+ffffffff824710c0 T urtw_update_msr
+ffffffff82471190 T urtw_rate2rtl
+ffffffff82471260 T urtw_rtl2rate
+ffffffff824712b0 T urtw_set_rate
+ffffffff82471380 T urtw_intr_enable
+ffffffff824713e0 T urtw_rx_setconf
+ffffffff824714d0 T urtw_rx_enable
+ffffffff82471600 T urtw_rxeof
+ffffffff82471990 T urtw_tx_enable
+ffffffff82471ba0 T urtw_stop
+ffffffff82471ce0 T urtw_set_macaddr
+ffffffff82471d90 T urtw_set_multi
+ffffffff82471dc0 T urtw_set_chan
+ffffffff82471f00 T urtw_tx_start
+ffffffff82472430 T urtw_txeof_low
+ffffffff82472530 T urtw_txeof_normal
+ffffffff82472630 T urtw_8225_usb_init
+ffffffff82472880 T urtw_8185_rf_pins_enable
+ffffffff824728e0 T urtw_8187_write_phy
+ffffffff824729f0 T urtw_8187_write_phy_ofdm_c
+ffffffff82472a10 T urtw_8187_write_phy_cck_c
+ffffffff82472a30 T urtw_8225_setgain
+ffffffff82472b00 T urtw_8225_set_txpwrlvl
+ffffffff82472e50 T urtw_8185_tx_antenna
+ffffffff82472ee0 T urtw_isbmode
+ffffffff82472f50 T urtw_8225v2_setgain
+ffffffff82473040 T urtw_8225v2_set_txpwrlvl
+ffffffff82473320 T urtw_set_bssid
+ffffffff824733d0 T urtw_8187b_update_wmm
+ffffffff824734f0 T urtw_8187b_reset
+ffffffff824739d0 T urtw_8225v2_b_config_mac
+ffffffff82473bd0 T urtw_8225v2_b_init_rfe
+ffffffff82473cb0 T urtw_8225v2_b_update_chan
+ffffffff82473ef0 T urtw_8225v2_b_set_txpwrlvl
+ffffffff82475000 T urtwn_match
+ffffffff82475070 T urtwn_attach
+ffffffff82475370 T urtwn_detach
+ffffffff824754b0 T urtwn_task
+ffffffff82475570 T urtwn_scan_to
+ffffffff824755f0 T urtwn_calib_to
+ffffffff824756f0 T urtwn_open_pipes
+ffffffff82475980 T urtwn_write_1
+ffffffff824759f0 T urtwn_write_2
+ffffffff82475a60 T urtwn_write_4
+ffffffff82475ac0 T urtwn_read_1
+ffffffff82475b30 T urtwn_read_2
+ffffffff82475ba0 T urtwn_read_4
+ffffffff82475c10 T urtwn_tx
+ffffffff82476000 T urtwn_power_on
+ffffffff82476040 T urtwn_dma_init
+ffffffff82476450 T urtwn_fw_loadpage
+ffffffff824765a0 T urtwn_load_firmware
+ffffffff82476650 T urtwn_aggr_init
+ffffffff82476990 T urtwn_mac_init
+ffffffff82476b80 T urtwn_bb_init
+ffffffff824774b0 T urtwn_alloc_buffers
+ffffffff824775c0 T urtwn_init
+ffffffff82477730 T urtwn_stop
+ffffffff824777d0 T urtwn_is_oactive
+ffffffff82477810 T urtwn_next_calib
+ffffffff82477880 T urtwn_cancel_calib
+ffffffff824778c0 T urtwn_next_scan
+ffffffff82477930 T urtwn_cancel_scan
+ffffffff82477970 T urtwn_wait_async
+ffffffff824779b0 T urtwn_close_pipes
+ffffffff82477a60 T urtwn_ioctl
+ffffffff82477b00 T urtwn_updateslot
+ffffffff82477ba0 T urtwn_updateedca
+ffffffff82477c40 T urtwn_set_key
+ffffffff82477db0 T urtwn_delete_key
+ffffffff82477f20 T urtwn_newstate
+ffffffff82478010 T urtwn_free_tx_list
+ffffffff82478130 T urtwn_free_rx_list
+ffffffff82478180 T urtwn_alloc_rx_list
+ffffffff82478230 T urtwn_alloc_tx_list
+ffffffff82478320 T urtwn_do_async
+ffffffff82478410 T urtwn_write_region_1
+ffffffff82478470 T urtwn_read_region_1
+ffffffff824784d0 T urtwn_llt_write
+ffffffff824785d0 T urtwn_calib_cb
+ffffffff82478630 T urtwn_newstate_cb
+ffffffff82478650 T urtwn_updateslot_cb
+ffffffff82478670 T urtwn_updateedca_cb
+ffffffff82478690 T urtwn_set_key_cb
+ffffffff82478770 T urtwn_delete_key_cb
+ffffffff824787a0 T urtwn_ccmp_decap
+ffffffff824788a0 T urtwn_rx_frame
+ffffffff82478cf0 T urtwn_rxeof
+ffffffff82478f60 T urtwn_txeof
+ffffffff82479020 T urtwn_tx_fill_desc
+ffffffff82479250 T urtwn_tx_fill_desc_gen2
+ffffffff82479410 T urtwn_r92c_power_on
+ffffffff82479830 T urtwn_r92e_power_on
+ffffffff82479de0 T urtwn_r88e_power_on
+ffffffff8247a210 T urtwn_r88f_power_on
+ffffffff8247a680 T urtwn_llt_init
+ffffffff8247a9d0 T urtwn_auto_llt_init
+ffffffff8247aaf0 T urtwn_burstlen_init
+ffffffff8247b000 T rsu_match
+ffffffff8247b070 T rsu_attach
+ffffffff8247b520 T rsu_detach
+ffffffff8247b620 T rsu_task
+ffffffff8247b6e0 T rsu_calib_to
+ffffffff8247b7e0 T rsu_read_4
+ffffffff8247b850 T rsu_read_rom
+ffffffff8247bbc0 T rsu_open_pipes
+ffffffff8247bd20 T rsu_ioctl
+ffffffff8247be70 T rsu_start
+ffffffff8247bfd0 T rsu_watchdog
+ffffffff8247c060 T rsu_newstate
+ffffffff8247c140 T rsu_send_mgmt
+ffffffff8247c170 T rsu_media_change
+ffffffff8247c1e0 T rsu_close_pipes
+ffffffff8247c260 T rsu_free_tx_list
+ffffffff8247c390 T rsu_free_rx_list
+ffffffff8247c3e0 T rsu_alloc_rx_list
+ffffffff8247c490 T rsu_alloc_tx_list
+ffffffff8247c580 T rsu_do_async
+ffffffff8247c670 T rsu_wait_async
+ffffffff8247c6a0 T rsu_write_region_1
+ffffffff8247c700 T rsu_write_1
+ffffffff8247c770 T rsu_write_2
+ffffffff8247c7e0 T rsu_write_4
+ffffffff8247c840 T rsu_read_region_1
+ffffffff8247c8a0 T rsu_read_1
+ffffffff8247c910 T rsu_read_2
+ffffffff8247c980 T rsu_fw_iocmd
+ffffffff8247ca80 T rsu_efuse_read_1
+ffffffff8247cbc0 T rsu_fw_cmd
+ffffffff8247cce0 T rsu_stop
+ffffffff8247cdf0 T rsu_init
+ffffffff8247d620 T rsu_calib_cb
+ffffffff8247d760 T rsu_newstate_cb
+ffffffff8247da30 T rsu_disconnect
+ffffffff8247db00 T rsu_site_survey
+ffffffff8247dca0 T rsu_join_bss
+ffffffff8247e0d0 T rsu_set_key
+ffffffff8247e200 T rsu_set_key_cb
+ffffffff8247e430 T rsu_delete_key
+ffffffff8247e560 T rsu_delete_key_cb
+ffffffff8247e680 T rsu_event_survey
+ffffffff8247e810 T rsu_event_join_bss
+ffffffff8247e8c0 T rsu_rx_event
+ffffffff8247eab0 T rsu_rx_multi_event
+ffffffff8247eb50 T rsu_get_rssi
+ffffffff8247eba0 T rsu_rx_frame
+ffffffff8247ee90 T rsu_rx_multi_frame
+ffffffff8247ef70 T rsu_rxeof
+ffffffff8247f160 T rsu_txeof
+ffffffff8247f220 T rsu_tx
+ffffffff8247f510 T rsu_power_on_acut
+ffffffff8247fe80 T rsu_power_on_bcut
+ffffffff824808a0 T rsu_power_off
+ffffffff82480b20 T rsu_fw_loadsection
+ffffffff82480c50 T rsu_load_firmware
+ffffffff82482000 T otus_match
+ffffffff82482070 T otus_attach
+ffffffff82482160 T otus_detach
+ffffffff82482240 T otus_task
+ffffffff82482300 T otus_next_scan
+ffffffff82482390 T otus_calibrate_to
+ffffffff82482460 T otus_open_pipes
+ffffffff82482820 T otus_attachhook
+ffffffff82482c90 T otus_close_pipes
+ffffffff82482d70 T otus_load_firmware
+ffffffff82482e90 T otus_cmd
+ffffffff82483050 T otus_read_eeprom
+ffffffff82483120 T otus_led_newstate_type3
+ffffffff82483260 T otus_get_chanlist
+ffffffff824834c0 T otus_ioctl
+ffffffff824836a0 T otus_start
+ffffffff82483820 T otus_watchdog
+ffffffff824838b0 T otus_node_alloc
+ffffffff824838d0 T otus_newassoc
+ffffffff82483a20 T otus_updateslot
+ffffffff82483ac0 T otus_updateedca
+ffffffff82483b60 T otus_newstate
+ffffffff82483c40 T otus_media_change
+ffffffff82483d80 T otus_intr
+ffffffff82483db0 T otus_alloc_tx_cmd
+ffffffff82483e60 T otus_alloc_tx_data_list
+ffffffff82483f20 T otus_alloc_rx_data_list
+ffffffff82483fe0 T otus_rxeof
+ffffffff82484140 T otus_free_tx_cmd
+ffffffff824841a0 T otus_free_tx_data_list
+ffffffff82484270 T otus_free_rx_data_list
+ffffffff824842d0 T otus_do_async
+ffffffff824843c0 T otus_newstate_cb
+ffffffff824845a0 T otus_set_chan
+ffffffff82484c30 T otus_set_bssid
+ffffffff82484d50 T otus_write
+ffffffff82484dd0 T otus_write_barrier
+ffffffff82484e40 T otus_init
+ffffffff82485100 T otus_cmd_rxeof
+ffffffff82485200 T otus_sub_rxeof
+ffffffff824856b0 T otus_txeof
+ffffffff82485740 T otus_tx
+ffffffff82485b00 T otus_set_multi
+ffffffff82485cb0 T otus_stop
+ffffffff82485dd0 T otus_updateedca_cb
+ffffffff824862c0 T otus_updateslot_cb
+ffffffff82486360 T otus_init_mac
+ffffffff82486e80 T otus_phy_get_def
+ffffffff82486f10 T otus_set_board_values
+ffffffff82487660 T otus_program_phy
+ffffffff82487b50 T otus_set_rf_bank4
+ffffffff82487d20 T otus_get_delta_slope
+ffffffff82487de0 T otus_set_macaddr
+ffffffff82487f00 T otus_led_newstate_type1
+ffffffff82487f30 T otus_led_newstate_type2
+ffffffff82488000 T umb_match
+ffffffff824880d0 T umb_attach
+ffffffff82488970 T umb_detach
+ffffffff82488ad0 T umb_state_task
+ffffffff82488c70 T umb_get_response_task
+ffffffff82488d80 T umb_statechg_timeout
+ffffffff82488df0 T umb_intr
+ffffffff82488ee0 T umb_ncm_setup
+ffffffff824890a0 T umb_ncm_setup_format
+ffffffff82489170 T umb_ioctl
+ffffffff82489540 T umb_start
+ffffffff824897a0 T umb_rtrequest
+ffffffff82489a90 T umb_watchdog
+ffffffff82489b20 T umb_input
+ffffffff82489bd0 T umb_output
+ffffffff82489c30 T umb_open
+ffffffff82489c90 T umb_down
+ffffffff82489f20 T umb_close
+ffffffff82489f80 T umb_alloc_xfers
+ffffffff8248a040 T umb_free_xfers
+ffffffff8248a0c0 T umb_alloc_bulkpipes
+ffffffff8248a1c0 T umb_rx
+ffffffff8248a220 T umb_close_bulkpipes
+ffffffff8248a2b0 T umb_setpin
+ffffffff8248a5b0 T umb_setdataclass
+ffffffff8248a680 T umb_encap
+ffffffff8248abf0 T umb_send_inet_proposal
+ffffffff8248ae10 T umb_newstate
+ffffffff8248af80 T umb_cmd
+ffffffff8248b070 T umb_up
+ffffffff8248b630 T umb_allocate_cid
+ffffffff8248b6e0 T umb_radio
+ffffffff8248b780 T umb_send_fcc_auth
+ffffffff8248b8f0 T umb_packet_service
+ffffffff8248b990 T umb_connect
+ffffffff8248ba10 T umb_qry_ipconfig
+ffffffff8248bb20 T umb_clear_addr
+ffffffff8248be10 T umb_disconnect
+ffffffff8248be60 T umb_get_encap_response
+ffffffff8248bf00 T umb_decode_response
+ffffffff8248c060 T umb_handle_indicate_status_msg
+ffffffff8248c100 T umb_handle_opendone_msg
+ffffffff8248c350 T umb_handle_closedone_msg
+ffffffff8248c390 T umb_command_done
+ffffffff8248c6a0 T umb_decode_cid
+ffffffff8248c9f0 T umb_decode_register_state
+ffffffff8248cc30 T umb_decode_devices_caps
+ffffffff8248cdd0 T umb_decode_subscriber_status
+ffffffff8248d040 T umb_decode_radio_state
+ffffffff8248d120 T umb_decode_pin
+ffffffff8248d260 T umb_decode_packet_service
+ffffffff8248d650 T umb_decode_signal_state
+ffffffff8248d720 T umb_decode_connect_info
+ffffffff8248d880 T umb_add_inet_config
+ffffffff8248db50 T umb_add_inet6_config
+ffffffff8248dec0 T umb_decode_ip_configuration
+ffffffff8248e700 T umb_rxeof
+ffffffff8248e830 T umb_decap
+ffffffff8248ead0 T umb_txeof
+ffffffff8248eb70 T umb_send_encap_command
+ffffffff8248ec60 T umb_ctrl_msg
+ffffffff8248ef30 T umb_cmd1
+ffffffff8248f030 T umb_send_connect
+ffffffff8248f210 T umb_decode_qmi
+ffffffff82490000 T uath_match
+ffffffff82490070 T uath_attach
+ffffffff82490810 T uath_detach
+ffffffff82490a20 T uath_attachhook
+ffffffff82490b00 T uath_loadfirmware
+ffffffff82490e10 T uath_open_pipes
+ffffffff82490fb0 T uath_task
+ffffffff82491430 T uath_next_scan
+ffffffff82491470 T uath_stat
+ffffffff824914e0 T uath_alloc_tx_cmd_list
+ffffffff824915a0 T uath_alloc_rx_cmd_list
+ffffffff82491660 T uath_cmd_rxeof
+ffffffff82491790 T uath_reset
+ffffffff82491900 T uath_query_eeprom
+ffffffff82491a60 T uath_alloc_tx_data_list
+ffffffff82491b20 T uath_alloc_rx_data_list
+ffffffff82491c50 T uath_ioctl
+ffffffff82491d30 T uath_start
+ffffffff82491ee0 T uath_watchdog
+ffffffff82491f70 T uath_newstate
+ffffffff82492010 T uath_media_change
+ffffffff82492070 T uath_close_pipes
+ffffffff82492120 T uath_free_tx_data_list
+ffffffff82492240 T uath_free_rx_cmd_list
+ffffffff82492290 T uath_free_tx_cmd_list
+ffffffff824923b0 T uath_free_rx_data_list
+ffffffff82492420 T uath_init
+ffffffff82492b80 T uath_cmd_write
+ffffffff82492ba0 T uath_set_led
+ffffffff82492c00 T uath_switch_channel
+ffffffff82492d30 T uath_set_rates
+ffffffff82492dd0 T uath_cmd
+ffffffff82492ff0 T uath_cmd_read
+ffffffff82493010 T uath_write_reg
+ffffffff824930b0 T uath_write_multi
+ffffffff82493170 T uath_read_reg
+ffffffff82493210 T uath_read_eeprom
+ffffffff824932d0 T uath_data_rxeof
+ffffffff82493600 T uath_tx_null
+ffffffff82493740 T uath_data_txeof
+ffffffff82493840 T uath_tx_data
+ffffffff82493b10 T uath_stop
+ffffffff82493c40 T uath_reset_tx_queues
+ffffffff82493d10 T uath_wme_init
+ffffffff82493e00 T uath_set_chan
+ffffffff82493e80 T uath_set_key
+ffffffff82494020 T uath_set_keys
+ffffffff824942b0 T uath_set_rxfilter
+ffffffff82495000 T athn_usb_match
+ffffffff82495070 T athn_usb_attach
+ffffffff824951b0 T athn_usb_detach
+ffffffff82495260 T athn_usb_read
+ffffffff82495300 T athn_usb_write
+ffffffff82495390 T athn_usb_write_barrier
+ffffffff824953f0 T athn_usb_task
+ffffffff824954b0 T athn_usb_open_pipes
+ffffffff82495660 T athn_usb_alloc_tx_cmd
+ffffffff82495700 T athn_usb_attachhook
+ffffffff824958c0 T athn_usb_wait_async
+ffffffff824958f0 T athn_usb_close_pipes
+ffffffff824959c0 T athn_usb_free_tx_cmd
+ffffffff82495a10 T athn_usb_free_tx_list
+ffffffff82495b40 T athn_usb_free_rx_list
+ffffffff82495b90 T athn_usb_load_firmware
+ffffffff82495d80 T athn_usb_htc_setup
+ffffffff824960c0 T athn_usb_ioctl
+ffffffff82496270 T athn_usb_start
+ffffffff824963f0 T athn_usb_watchdog
+ffffffff82496480 T athn_usb_node_alloc
+ffffffff824964a0 T athn_usb_newauth
+ffffffff82496670 T athn_usb_newassoc
+ffffffff824967a0 T athn_usb_node_free
+ffffffff824968a0 T athn_usb_updateslot
+ffffffff824968d0 T athn_usb_updateedca
+ffffffff82496990 T athn_usb_set_key
+ffffffff82496ad0 T athn_usb_delete_key
+ffffffff82496c20 T athn_usb_newstate
+ffffffff82496d30 T athn_usb_media_change
+ffffffff82496dc0 T athn_usb_next_scan
+ffffffff82496e60 T athn_usb_rx_enable
+ffffffff82496ed0 T athn_usb_intr
+ffffffff82497060 T athn_usb_alloc_rx_list
+ffffffff82497110 T athn_usb_alloc_tx_list
+ffffffff82497200 T athn_usb_do_async
+ffffffff82497320 T athn_usb_htc_msg
+ffffffff824973b0 T athn_usb_htc_connect_svc
+ffffffff82497580 T athn_usb_wmi_xcmd
+ffffffff824977b0 T athn_usb_read_rom
+ffffffff82497910 T athn_usb_stop
+ffffffff82497c20 T athn_usb_init
+ffffffff82498070 T athn_usb_newstate_cb
+ffffffff82498370 T athn_usb_remove_node
+ffffffff82498470 T athn_usb_switch_chan
+ffffffff82498650 T athn_usb_create_node
+ffffffff824988c0 T athn_usb_newassoc_cb
+ffffffff82498a50 T athn_usb_node_set_rates
+ffffffff82498b80 T athn_usb_count_active_sta
+ffffffff82498bd0 T athn_usb_newauth_cb
+ffffffff82498cb0 T athn_usb_node_free_cb
+ffffffff82498d70 T athn_usb_ampdu_tx_start
+ffffffff82498e80 T athn_usb_ampdu_tx_start_cb
+ffffffff82498ee0 T athn_usb_ampdu_tx_stop
+ffffffff82498fc0 T athn_usb_ampdu_tx_stop_cb
+ffffffff82499020 T athn_usb_clean_nodes
+ffffffff824990e0 T athn_usb_updateedca_cb
+ffffffff82499120 T athn_usb_updateslot_cb
+ffffffff82499160 T athn_usb_set_key_cb
+ffffffff82499220 T athn_usb_delete_key_cb
+ffffffff82499280 T athn_usb_bcneof
+ffffffff824992e0 T athn_usb_swba
+ffffffff82499440 T athn_usb_tx_status
+ffffffff824994b0 T athn_usb_rx_wmi_ctrl
+ffffffff824996d0 T athn_usb_rx_radiotap
+ffffffff824998a0 T athn_usb_rx_frame
+ffffffff82499b10 T athn_usb_rxeof
+ffffffff82499e30 T athn_usb_txeof
+ffffffff82499ef0 T athn_usb_tx
+ffffffff8249b000 T uow_match
+ffffffff8249b070 T uow_attach
+ffffffff8249b520 T uow_detach
+ffffffff8249b5f0 T uow_activate
+ffffffff8249b660 T uow_intr
+ffffffff8249b6b0 T uow_reset
+ffffffff8249b6d0 T uow_ow_reset
+ffffffff8249b720 T uow_ow_bit
+ffffffff8249b7b0 T uow_ow_read_byte
+ffffffff8249b830 T uow_ow_write_byte
+ffffffff8249b890 T uow_ow_read_block
+ffffffff8249b920 T uow_ow_write_block
+ffffffff8249b990 T uow_ow_matchrom
+ffffffff8249ba60 T uow_cmd
+ffffffff8249bba0 T uow_read
+ffffffff8249bcb0 T uow_write
+ffffffff8249bd90 T uow_ow_search
+ffffffff8249c000 T uberry_match
+ffffffff8249c070 T uberry_attach
+ffffffff8249c1f0 T uberry_detach
+ffffffff8249c220 T uberry_charge
+ffffffff8249c2d0 T uberry_pearlmode
+ffffffff8249d000 T upd_match
+ffffffff8249d140 T upd_attach
+ffffffff8249d3c0 T upd_detach
+ffffffff8249d4b0 T upd_lookup_usage_entry
+ffffffff8249d570 T upd_intr
+ffffffff8249d5a0 T upd_attach_sensor_tree
+ffffffff8249d870 T upd_refresh
+ffffffff8249d990 T upd_request_children
+ffffffff8249dab0 T upd_update_report_cb
+ffffffff8249dbd0 T upd_lookup_sensor
+ffffffff8249dc40 T upd_sensor_invalidate
+ffffffff8249dcc0 T upd_sensor_update
+ffffffff8249e000 T uwacom_match
+ffffffff8249e0c0 T uwacom_attach
+ffffffff8249e2c0 T uwacom_detach
+ffffffff8249e2e0 T uwacom_enable
+ffffffff8249e350 T uwacom_ioctl
+ffffffff8249e400 T uwacom_disable
+ffffffff8249e430 T uwacom_intr
+ffffffff8249f000 T bwfm_usb_preinit
+ffffffff8249f500 T bwfm_usb_txcheck
+ffffffff8249f540 T bwfm_usb_txdata
+ffffffff8249f680 T bwfm_usb_txctl
+ffffffff8249f840 T bwfm_usb_match
+ffffffff8249f8b0 T bwfm_usb_attach
+ffffffff8249fa40 T bwfm_usb_detach
+ffffffff8249fb20 T bwfm_usb_dl_cmd
+ffffffff8249fbc0 T bwfm_usb_load_microcode
+ffffffff8249ff30 T bwfm_usb_alloc_rx_list
+ffffffff824a0020 T bwfm_usb_alloc_tx_list
+ffffffff824a0140 T bwfm_usb_rxeof
+ffffffff824a02f0 T bwfm_usb_free_rx_list
+ffffffff824a0370 T bwfm_usb_free_tx_list
+ffffffff824a03f0 T bwfm_usb_newbuf
+ffffffff824a0470 T bwfm_usb_txeof
+ffffffff824a0580 T bwfm_usb_txctl_cb
+ffffffff824a1000 T umstc_match
+ffffffff824a10b0 T umstc_attach
+ffffffff824a11b0 T umstc_detach
+ffffffff824a1200 T umstc_intr
+ffffffff824a1340 T umstc_brightness_task
+ffffffff824a2000 T uhidpp_match
+ffffffff824a20e0 T uhidpp_attach
+ffffffff824a2450 T uhidpp_detach
+ffffffff824a2690 T uhidpp_intr
+ffffffff824a27d0 T uhidpp_task
+ffffffff824a2870 T hidpp10_get_type
+ffffffff824a2970 T hidpp10_get_name
+ffffffff824a2a70 T hidpp10_enable_notifications
+ffffffff824a2ae0 T uhidpp_is_notification
+ffffffff824a2b60 T uhidpp_claim_notification
+ffffffff824a2c80 T uhidpp_refresh
+ffffffff824a2d50 T uhidpp_device_refresh
+ffffffff824a2e00 T uhidpp_consume_notification
+ffffffff824a2f50 T uhidpp_device_connect
+ffffffff824a33b0 T uhidpp_sleep
+ffffffff824a33e0 T hidpp_get_protocol_version
+ffffffff824a34a0 T uhidpp_device_features
+ffffffff824a3670 T hidpp20_battery_get_capability
+ffffffff824a3730 T hidpp20_unified_battery_get_capabilities
+ffffffff824a3820 T hidpp20_battery_get_level_status
+ffffffff824a3960 T hidpp20_unified_battery_get_status
+ffffffff824a3a80 T hidpp20_root_get_feature
+ffffffff824a3b30 T hidpp20_feature_get_count
+ffffffff824a3bd0 T hidpp20_feature_get_id
+ffffffff824a3c80 T hidpp_send_fap_report
+ffffffff824a3d60 T hidpp_send_rap_report
+ffffffff824a3e20 T hidpp20_battery_status_is_charging
+ffffffff824a3e60 T hidpp20_unified_battery_status_is_charging
+ffffffff824a3ea0 T hidpp_send_validate
+ffffffff824a3ef0 T hidpp_send_report
+ffffffff824a5000 T ucc_match
+ffffffff824a50a0 T ucc_attach
+ffffffff824a51b0 T ucc_detach
+ffffffff824a5210 T ucc_intr
+ffffffff824a5250 T ucc_enable
+ffffffff824a6000 T iic_match
+ffffffff824a6050 T iic_attach
+ffffffff824a60c0 T iicbus_print
+ffffffff824a6110 T iic_print
+ffffffff824a6180 T iic_search
+ffffffff824a6250 T iic_is_compatible
+ffffffff824a7000 T iic_exec
+ffffffff824a7220 T iic_smbus_write_byte
+ffffffff824a7320 T iic_smbus_read_byte
+ffffffff824a7380 T iic_smbus_receive_byte
+ffffffff824a8000 T iicprobeinit
+ffffffff824a8040 T iicprobenc
+ffffffff824a80f0 T iicprobew
+ffffffff824a81a0 T iicprobe
+ffffffff824a8270 T lm75probe
+ffffffff824a9790 T adm1032cloneprobe
+ffffffff824a9b10 T iic_ignore_addr
+ffffffff824a9bc0 T iic_dump
+ffffffff824aa070 T iic_probe_sensor
+ffffffff824b3d90 T iic_probe_eeprom
+ffffffff824b3e50 T iic_scan
+ffffffff824b5000 T i2c_wait_for_scl
+ffffffff824b50f0 T i2c_bitbang_send_stop
+ffffffff824b5170 T i2c_bitbang_send_start
+ffffffff824b52d0 T i2c_bitbang_initiate_xfer
+ffffffff824b5360 T i2c_bitbang_write_byte
+ffffffff824b5600 T i2c_bitbang_read_byte
+ffffffff824b6000 T lmtemp_match
+ffffffff824b60b0 T lmtemp_attach
+ffffffff824b6300 T lmtemp_refresh_sensor_data
+ffffffff824b63e0 T lmtemp_temp_read
+ffffffff824b7000 T lmn_match
+ffffffff824b7050 T lmn_attach
+ffffffff824b7190 T lmn_refresh
+ffffffff824b8000 T lmenv_match
+ffffffff824b80b0 T lmenv_attach
+ffffffff824b85f0 T lmenv_refresh
+ffffffff824b9000 T maxtmp_match
+ffffffff824b9150 T maxtmp_attach
+ffffffff824b92e0 T maxtmp_refresh
+ffffffff824b9350 T maxtmp_readport
+ffffffff824ba000 T adc_match
+ffffffff824ba070 T adc_attach
+ffffffff824ba320 T adc_refresh
+ffffffff824bb000 T admtemp_match
+ffffffff824bb110 T admtemp_attach
+ffffffff824bb420 T admtemp_refresh
+ffffffff824bc000 T admlc_match
+ffffffff824bc050 T admlc_attach
+ffffffff824bc3f0 T admlc_refresh
+ffffffff824bd000 T admtm_match
+ffffffff824bd090 T admtm_attach
+ffffffff824bd410 T admtm_refresh
+ffffffff824be000 T admtmp_match
+ffffffff824be050 T admtmp_attach
+ffffffff824be1c0 T admtmp_refresh
+ffffffff824bf000 T admtt_match
+ffffffff824bf050 T admtt_attach
+ffffffff824bf200 T admtt_refresh
+ffffffff824c0000 T maxds_match
+ffffffff824c0090 T maxds_attach
+ffffffff824c0290 T maxds_refresh
+ffffffff824c1000 T adt_match
+ffffffff824c1140 T adt_attach
+ffffffff824c16b0 T adt_refresh
+ffffffff824c2000 T lm_i2c_match
+ffffffff824c2110 T lm_i2c_attach
+ffffffff824c2210 T lm_i2c_writereg
+ffffffff824c22c0 T lm_i2c_readreg
+ffffffff824c3000 T admcts_match
+ffffffff824c3050 T admcts_attach
+ffffffff824c35c0 T admcts_refresh
+ffffffff824c4000 T wbng_match
+ffffffff824c4050 T wbng_attach
+ffffffff824c44b0 T wbng_refresh
+ffffffff824c45e0 T wbng_readreg
+ffffffff824c4650 T wbng_writereg
+ffffffff824c46b0 T wbng_refresh_volts
+ffffffff824c49d0 T wbng_refresh_temps
+ffffffff824c4bf0 T wbng_refresh_fans
+ffffffff824c5000 T nvt_match
+ffffffff824c5050 T nvt_attach
+ffffffff824c53d0 T nvt_readreg
+ffffffff824c5440 T nvt_refresh
+ffffffff824c5570 T nvt_writereg
+ffffffff824c55d0 T nvt_refresh_volts
+ffffffff824c5700 T nvt_refresh_temps
+ffffffff824c5860 T nvt_refresh_fans
+ffffffff824c6000 T adl_match
+ffffffff824c6050 T adl_attach
+ffffffff824c61f0 T adl_refresh
+ffffffff824c7000 T andl_match
+ffffffff824c7050 T andl_attach
+ffffffff824c72e0 T andl_refresh
+ffffffff824c7360 T andl_refresh_temps
+ffffffff824c74a0 T andl_refresh_volts
+ffffffff824c7670 T andl_refresh_tachs
+ffffffff824c7790 T andl_readreg
+ffffffff824c7800 T andl_writereg
+ffffffff824c8000 T spdmem_iic_match
+ffffffff824c80a0 T spdmem_iic_attach
+ffffffff824c80f0 T spdmem_iic_read
+ffffffff824c9000 T sdtemp_match
+ffffffff824c9290 T sdtemp_attach
+ffffffff824c9340 T sdtemp_refresh
+ffffffff824ca000 T lisa_match
+ffffffff824ca050 T lisa_attach
+ffffffff824ca180 T lisa_refresh
+ffffffff824ca2a0 T lisa_readreg
+ffffffff824ca310 T lisa_writereg
+ffffffff824cb000 T ihidev_match
+ffffffff824cb050 T ihidev_attach
+ffffffff824cb540 T ihidev_detach
+ffffffff824cb5e0 T ihidev_activate
+ffffffff824cb720 T ihidev_hid_command
+ffffffff824cbb00 T ihidev_hid_desc_parse
+ffffffff824cbd10 T ihidev_intr
+ffffffff824cc020 T ihidev_maxrepid
+ffffffff824cc0d0 T ihidev_submatch
+ffffffff824cc120 T ihidev_print
+ffffffff824cc180 T ihidev_reset
+ffffffff824cc3a0 T ihidev_sleep
+ffffffff824cc430 T ihidev_poll
+ffffffff824cc480 T ihidev_open
+ffffffff824cc550 T ihidev_close
+ffffffff824cc650 T ihidev_ioctl
+ffffffff824cc680 T ihidev_get_report_desc
+ffffffff824cc6c0 T ihidev_report_type_conv
+ffffffff824cc700 T ihidev_get_report
+ffffffff824cc780 T ihidev_set_report
+ffffffff824cd000 T ikbd_cngetc
+ffffffff824cd080 T ikbd_cnpollc
+ffffffff824cd0f0 T ikbd_cnbell
+ffffffff824cd110 T ikbd_enable
+ffffffff824cd190 T ikbd_set_leds
+ffffffff824cd1c0 T ikbd_ioctl
+ffffffff824cd270 T ikbd_match
+ffffffff824cd2e0 T ikbd_attach
+ffffffff824cd430 T ikbd_detach
+ffffffff824cd450 T ikbd_intr
+ffffffff824ce000 T ims_enable
+ffffffff824ce050 T ims_ioctl
+ffffffff824ce0c0 T ims_disable
+ffffffff824ce0f0 T ims_match
+ffffffff824ce1e0 T ims_attach
+ffffffff824ce2d0 T ims_detach
+ffffffff824ce2f0 T ims_intr
+ffffffff824cf000 T imt_enable
+ffffffff824cf070 T imt_ioctl
+ffffffff824cf100 T imt_disable
+ffffffff824cf130 T imt_match
+ffffffff824cf1d0 T imt_attach
+ffffffff824cf2d0 T imt_detach
+ffffffff824cf2f0 T imt_find_winptp_reports
+ffffffff824cf520 T imt_intr
+ffffffff824cf560 T imt_hidev_get_report
+ffffffff824cf580 T imt_hidev_set_report
+ffffffff824d0000 T iatp_enable
+ffffffff824d0150 T iatp_ioctl
+ffffffff824d02b0 T iatp_disable
+ffffffff824d0300 T iatp_match
+ffffffff824d0350 T iatp_attach
+ffffffff824d04b0 T iatp_detach
+ffffffff824d0510 T iatp_activate
+ffffffff824d0580 T iatp_init
+ffffffff824d0d60 T iatp_intr
+ffffffff824d0df0 T iatp_configure
+ffffffff824d0e90 T iatp_t5_read_msgs
+ffffffff824d0fd0 T iatp_read_reg
+ffffffff824d1080 T iatp_write_reg
+ffffffff824d1160 T iatp_t44_read_count
+ffffffff824d1270 T iatp_proc_msg
+ffffffff824d1340 T iatp_t19_proc_msg
+ffffffff824d13d0 T iatp_t100_proc_msg
+ffffffff824d1510 T iatp_t6_proc_msg
+ffffffff824d1540 T iatp_t7_set_power_mode
+ffffffff824d2000 T bgw_match
+ffffffff824d20f0 T bgw_attach
+ffffffff824d22d0 T bgw_refresh
+ffffffff824d3000 T icc_match
+ffffffff824d30a0 T icc_attach
+ffffffff824d31a0 T icc_intr
+ffffffff824d31e0 T icc_enable
+ffffffff824d3220 T icc_detach
+ffffffff824d4000 T gpio_match
+ffffffff824d4050 T gpio_attach
+ffffffff824d40a0 T gpio_detach
+ffffffff824d4130 T gpio_submatch
+ffffffff824d41b0 T gpio_search
+ffffffff824d4240 T gpioopen
+ffffffff824d42c0 T gpio_print
+ffffffff824d4350 T gpiobus_print
+ffffffff824d43a0 T gpio_pin_map
+ffffffff824d4470 T gpio_npins
+ffffffff824d45d0 T gpio_pin_unmap
+ffffffff824d4630 T gpio_pin_read
+ffffffff824d4660 T gpio_pin_write
+ffffffff824d4690 T gpio_pin_ctl
+ffffffff824d46c0 T gpio_pin_caps
+ffffffff824d4700 T gpioclose
+ffffffff824d4770 T gpio_pinbyname
+ffffffff824d47e0 T gpio_ioctl
+ffffffff824d5080 T gpioioctl
+ffffffff824d6000 T acpi_pci_conf_read_1
+ffffffff824d6050 T acpi_pci_conf_read_2
+ffffffff824d60a0 T acpi_pci_conf_read_4
+ffffffff824d60c0 T acpi_pci_conf_write_1
+ffffffff824d6130 T acpi_pci_conf_write_2
+ffffffff824d61a0 T acpi_pci_conf_write_4
+ffffffff824d61c0 T acpi_gasio
+ffffffff824d66e0 T acpi_inidev
+ffffffff824d6780 T acpi_getsta
+ffffffff824d67e0 T acpi_foundprt
+ffffffff824d68d0 T acpi_print
+ffffffff824d6950 T acpi_getminbus
+ffffffff824d69b0 T acpi_matchcls
+ffffffff824d6aa0 T _acpi_matchhids
+ffffffff824d6b30 T acpi_matchhids
+ffffffff824d6c10 T acpi_getpci
+ffffffff824d7040 T acpi_find_pci
+ffffffff824d70d0 T acpi_pci_match
+ffffffff824d71b0 T acpi_pci_set_powerstate
+ffffffff824d7310 T acpi_pci_notify
+ffffffff824d73c0 T acpi_pci_min_powerstate
+ffffffff824d74a0 T acpi_pciroots_attach
+ffffffff824d7560 T acpi_gpio_event_task
+ffffffff824d76c0 T acpi_gpio_event
+ffffffff824d77a0 T acpi_addtask
+ffffffff824d7830 T acpi_wakeup
+ffffffff824d7850 T acpi_gpio_parse_events
+ffffffff824d7950 T acpi_register_gpio
+ffffffff824d7a60 T acpi_register_gsb
+ffffffff824d7b30 T acpi_attach_common
+ffffffff824d8470 T acpi_loadtables
+ffffffff824d85e0 T acpi_map_pmregs
+ffffffff824d8a00 T acpi_read_pmreg
+ffffffff824d8e70 T acpi_unmap_pmregs
+ffffffff824d8f00 T acpi_maptable
+ffffffff824d90f0 T acpi_init_states
+ffffffff824d9210 T acpi_init_pm
+ffffffff824d92e0 T acpi_init_gpes
+ffffffff824d94f0 T acpi_enable
+ffffffff824d9720 T acpi_submatch
+ffffffff824d9760 T acpi_foundec
+ffffffff824d98a0 T acpi_foundsony
+ffffffff824d9950 T acpi_foundsbs
+ffffffff824d9a90 T acpi_foundhid
+ffffffff824d9de0 T acpi_add_device
+ffffffff824d9f60 T acpi_foundide
+ffffffff824da0c0 T acpi_founddock
+ffffffff824da170 T acpi_foundvideo
+ffffffff824da220 T acpi_create_thread
+ffffffff824da290 T acpi_write_pmreg
+ffffffff824da610 T acpi_dotask
+ffffffff824da6b0 T is_ata
+ffffffff824da750 T is_ejectable
+ffffffff824da7a0 T is_ejectable_bay
+ffffffff824da8b0 T acpiide_notify
+ffffffff824daa10 T acpi_sleep_task
+ffffffff824daa80 T acpi_record_event
+ffffffff824daaf0 T acpi_reset
+ffffffff824dabb0 T acpi_gpe_task
+ffffffff824dac20 T acpi_pbtn_task
+ffffffff824dad60 T acpi_powerdown_task
+ffffffff824dadb0 T acpi_sbtn_task
+ffffffff824dae20 T acpi_interrupt
+ffffffff824db450 T acpi_enable_onegpe
+ffffffff824db5a0 T acpi_disable_allgpes
+ffffffff824db6f0 T acpi_enable_rungpes
+ffffffff824db780 T acpi_enable_wakegpes
+ffffffff824db800 T acpi_set_gpehandler
+ffffffff824db8c0 T acpi_find_gpe
+ffffffff824db910 T acpi_gpe
+ffffffff824dbaf0 T acpi_foundprw
+ffffffff824dbc30 T acpi_sleep_pm
+ffffffff824dc040 T acpi_resume_pm
+ffffffff824dc460 T acpi_indicator
+ffffffff824dc4c0 T acpi_powerdown
+ffffffff824dc580 T acpi_map_address
+ffffffff824dc600 T acpi_thread
+ffffffff824dc820 T acpi_getprop
+ffffffff824dc9b0 T acpi_getpropint
+ffffffff824dcb00 T acpi_parsehid
+ffffffff824dcc50 T acpi_attach_deps
+ffffffff824dcd90 T acpi_parse_resources
+ffffffff824dd0a0 T acpi_parse_crs
+ffffffff824dd110 T acpi_apminfo
+ffffffff824dd350 T acpiopen
+ffffffff824dd430 T acpiclose
+ffffffff824dd4e0 T acpiioctl
+ffffffff824dd740 T acpi_filtdetach
+ffffffff824dd790 T acpi_filtread
+ffffffff824dd7d0 T acpikqfilter
+ffffffff824de000 T acpi_checksum
+ffffffff824df000 T aml_pc
+ffffffff824df030 T _aml_die
+ffffffff824df420 T aml_nodename
+ffffffff824df4c0 T aml_getstack
+ffffffff824df850 T aml_showvalue
+ffffffff824dfe70 T aml_hashopcodes
+ffffffff824dffb0 T _acpi_os_malloc
+ffffffff824e0010 T aml_findopcode
+ffffffff824e0080 T aml_mnem
+ffffffff824e0330 T aml_getname
+ffffffff824e0480 T _acpi_os_free
+ffffffff824e04e0 T acpi_sleep
+ffffffff824e0530 T acpi_stall
+ffffffff824e0550 T aml_tstbit
+ffffffff824e0590 T aml_setbit
+ffffffff824e05e0 T acpi_poll
+ffffffff824e0650 T acpi_poll_notify_task
+ffffffff824e06c0 T aml_notify_task
+ffffffff824e0740 T aml_register_notify
+ffffffff824e0840 T aml_notify
+ffffffff824e0890 T aml_notify_dev
+ffffffff824e0920 T __aml_search
+ffffffff824e0a90 T aml_allocvalue
+ffffffff824e0b30 T aml_delchildren
+ffffffff824e0c50 T aml_delref
+ffffffff824e0ce0 T acpi_glk_enter
+ffffffff824e0d50 T acpi_glk_leave
+ffffffff824e0de0 T aml_lockfield
+ffffffff824e0e60 T aml_unlockfield
+ffffffff824e0ef0 T aml_val2int
+ffffffff824e1050 T aml_bufcpy
+ffffffff824e1130 T aml_hextoint
+ffffffff824e11b0 T _aml_setvalue
+ffffffff824e1420 T aml_copyvalue
+ffffffff824e1610 T aml_addref
+ffffffff824e1640 T aml_freevalue
+ffffffff824e1820 T aml_convradix
+ffffffff824e18b0 T aml_lsb
+ffffffff824e1910 T aml_msb
+ffffffff824e1970 T aml_evalexpr
+ffffffff824e1d90 T aml_walknodes
+ffffffff824e1e50 T aml_find_node
+ffffffff824e1f30 T aml_parseopcode
+ffffffff824e1fe0 T aml_parsename
+ffffffff824e21e0 T aml_parselength
+ffffffff824e2270 T aml_parseend
+ffffffff824e2310 T aml_eisaid
+ffffffff824e23d0 T aml_callosi
+ffffffff824e2570 T aml_create_defaultobjects
+ffffffff824e2730 T aml_mapresource
+ffffffff824e2800 T aml_parse_resource
+ffffffff824e2960 T aml_foreachpkg
+ffffffff824e29f0 T aml_fixup_node
+ffffffff824e2c10 T aml_searchname
+ffffffff824e2c30 T aml_postparse
+ffffffff824e2c60 T aml_val_to_string
+ffffffff824e2d40 T aml_findscope
+ffffffff824e2de0 T aml_pushscope
+ffffffff824e2ec0 T aml_popscope
+ffffffff824e2fe0 T aml_matchtest
+ffffffff824e3060 T aml_match
+ffffffff824e32b0 T aml_convert
+ffffffff824e39c0 T aml_compare
+ffffffff824e3aa0 T aml_concat
+ffffffff824e3d90 T aml_ccrlen
+ffffffff824e3de0 T aml_concatres
+ffffffff824e4180 T aml_mid
+ffffffff824e4250 T aml_evalhid
+ffffffff824e43e0 T aml_evalname
+ffffffff824e4430 T aml_opreg_sysmem_handler
+ffffffff824e4480 T aml_opreg_sysio_handler
+ffffffff824e44e0 T aml_opreg_pcicfg_handler
+ffffffff824e4540 T aml_opreg_ec_handler
+ffffffff824e45a0 T aml_register_regionspace
+ffffffff824e4690 T aml_evalnode
+ffffffff824e47f0 T aml_rdpciaddr
+ffffffff824e4960 T aml_evalinteger
+ffffffff824e4a00 T acpi_genio
+ffffffff824e4be0 T aml_rwgen
+ffffffff824e5380 T aml_rwgpio
+ffffffff824e5570 T aml_rwgsb
+ffffffff824e58e0 T aml_rwindexfield
+ffffffff824e5d40 T aml_rwfield
+ffffffff824e61d0 T aml_createfield
+ffffffff824e62b0 T aml_parsefieldlist
+ffffffff824e6670 T aml_parse
+ffffffff824e9810 T acpi_mutex_acquire
+ffffffff824e98b0 T acpi_mutex_release
+ffffffff824e9950 T acpi_event_wait
+ffffffff824e9a50 T acpi_event_signal
+ffffffff824e9aa0 T acpi_event_reset
+ffffffff824e9ad0 T aml_store
+ffffffff824e9fb0 T aml_gettgt
+ffffffff824ea000 T __aml_searchname
+ffffffff824ea140 T aml_disprintf
+ffffffff824ea1b0 T aml_disasm
+ffffffff824eb7d0 T aml_parsesimple
+ffffffff824ebb40 T aml_eval
+ffffffff824ebfa0 T aml_seterror
+ffffffff824ec0e0 T aml_loadtable
+ffffffff824ec2f0 T acpi_parse_aml
+ffffffff824ec400 T aml_load
+ffffffff824ec560 T aml_node_setval
+ffffffff824ec600 T aml_searchrel
+ffffffff824ec670 T acpi_getdevlist
+ffffffff824eca50 T acpi_freedevlist
+ffffffff824ed000 T db_opregion
+ffffffff824ed040 T db_aml_dump
+ffffffff824ed0d0 T db_aml_showvalue
+ffffffff824ed4e0 T db_aml_objtype
+ffffffff824ed6a0 T db_aml_walktree
+ffffffff824ed700 T db_parse_name
+ffffffff824ed850 T db_acpi_showval
+ffffffff824ed8e0 T db_disprint
+ffffffff824ed950 T db_acpi_disasm
+ffffffff824edaa0 T db_acpi_tree
+ffffffff824edac0 T db_acpi_trace
+ffffffff824ee000 T acpitimermatch
+ffffffff824ee070 T acpitimerattach
+ffffffff824ee170 T acpitimer_delay
+ffffffff824ee2d0 T acpitimer_read
+ffffffff824ee370 T acpi_get_timecount
+ffffffff824ef000 T acpiac_match
+ffffffff824ef030 T acpiac_attach
+ffffffff824ef180 T acpiac_activate
+ffffffff824ef210 T acpiac_getpsr
+ffffffff824ef280 T acpiac_notify
+ffffffff824ef330 T acpiac_refresh
+ffffffff824f0000 T acpibat_match
+ffffffff824f0060 T acpibat_attach
+ffffffff824f01f0 T acpibat_activate
+ffffffff824f0280 T acpibat_getbix
+ffffffff824f05a0 T acpibat_getbst
+ffffffff824f06a0 T acpibat_monitor
+ffffffff824f09a0 T acpibat_refresh
+ffffffff824f0e80 T acpibat_notify
+ffffffff824f1000 T acpibtn_match
+ffffffff824f1030 T acpibtn_attach
+ffffffff824f12d0 T acpibtn_activate
+ffffffff824f1350 T acpibtn_numopenlids
+ffffffff824f1400 T acpibtn_setpsw
+ffffffff824f14b0 T acpibtn_disable_psw
+ffffffff824f15b0 T acpibtn_enable_psw
+ffffffff824f16b0 T acpibtn_notify
+ffffffff824f2000 T acpicmos_match
+ffffffff824f2030 T acpicmos_attach
+ffffffff824f2080 T acpicmos_opreg_handler
+ffffffff824f3000 T acpicpu_match
+ffffffff824f30c0 T acpicpu_attach
+ffffffff824f3590 T acpicpu_set_pdc
+ffffffff824f3840 T acpicpu_add_cstate
+ffffffff824f3900 T acpicpu_add_cstatepkg
+ffffffff824f3cc0 T acpicpu_add_cdeppkg
+ffffffff824f3d80 T acpicpu_getcst
+ffffffff824f3f50 T acpicpu_getcst_from_fadt
+ffffffff824f4080 T acpicpu_print_one_cst
+ffffffff824f41b0 T acpicpu_print_cst
+ffffffff824f4250 T acpicpu_idle
+ffffffff824f4530 T acpicpu_getpss
+ffffffff824f4780 T acpicpu_getppc
+ffffffff824f4820 T acpicpu_getpct
+ffffffff824f4990 T acpicpu_notify
+ffffffff824f4b00 T acpicpu_setperf
+ffffffff824f4ce0 T acpicpu_set_notify
+ffffffff824f4d20 T acpicpu_setperf_ppc_change
+ffffffff824f4d70 T acpicpu_fetch_pss
+ffffffff824f5000 T acpihpet_match
+ffffffff824f5060 T acpihpet_attach
+ffffffff824f5270 T acpihpet_activate
+ffffffff824f58d0 T acpihpet_r
+ffffffff824f5950 T acpihpet_w
+ffffffff824f59b0 T acpihpet_delay
+ffffffff824f5a80 T acpihpet_gettime
+ffffffff824f6000 T acpiec_match
+ffffffff824f60a0 T acpiec_attach
+ffffffff824f6350 T acpiec_wait
+ffffffff824f6420 T acpiec_status
+ffffffff824f6440 T acpiec_write_data
+ffffffff824f64f0 T acpiec_write_cmd
+ffffffff824f65a0 T acpiec_read_data
+ffffffff824f6650 T acpiec_sci_event
+ffffffff824f67d0 T acpiec_read_1
+ffffffff824f69b0 T acpiec_write_1
+ffffffff824f6ba0 T acpiec_burst_enable
+ffffffff824f6d00 T acpiec_burst_disable
+ffffffff824f6de0 T acpiec_read
+ffffffff824f6e80 T acpiec_write
+ffffffff824f6f20 T acpiec_getcrs
+ffffffff824f70f0 T acpiec_reg
+ffffffff824f71b0 T acpiec_get_events
+ffffffff824f7250 T acpiec_gpehandler
+ffffffff824f7360 T acpiec_parse_resources
+ffffffff824f8000 T acpitz_match
+ffffffff824f8080 T acpitz_attach
+ffffffff824f8600 T acpitz_activate
+ffffffff824f8640 T acpitz_init_perf
+ffffffff824f86a0 T acpitz_setperf
+ffffffff824f8700 T acpitz_init
+ffffffff824f8910 T acpitz_getreading
+ffffffff824f8980 T acpitz_gettempreading
+ffffffff824f8ac0 T acpitz_notify
+ffffffff824f8b30 T acpitz_setfan
+ffffffff824f8e20 T acpitz_refresh
+ffffffff824fa000 T acpimadt_match
+ffffffff824fa060 T acpimadt_attach
+ffffffff824fa810 T acpimadt_validate
+ffffffff824fa940 T acpimadt_cfg_intr
+ffffffff824fa9e0 T acpimadt_print
+ffffffff824fb000 T acpimcfg_match
+ffffffff824fb060 T acpimcfg_attach
+ffffffff824fc000 T acpiprt_match
+ffffffff824fc070 T acpiprt_attach
+ffffffff824fc1a0 T acpiprt_getpcibus
+ffffffff824fc1e0 T acpiprt_prt_add
+ffffffff824fc650 T acpiprt_getirq
+ffffffff824fc750 T acpiprt_chooseirq
+ffffffff824fc900 T acpiprt_route_interrupt
+ffffffff824fd000 T acpidmar_match
+ffffffff824fd080 T acpidmar_attach
+ffffffff824fd140 T acpidmar_activate
+ffffffff824fd380 T dmar_bdf
+ffffffff824fd400 T domain_map_check
+ffffffff824fd580 T acpidmar_pci_attach
+ffffffff824fd650 T dmar_ptmap
+ffffffff824fd6d0 T domain_map_pthru
+ffffffff824fd750 T domain_map_page_intel
+ffffffff824fd8d0 T iommu_flush_cache
+ffffffff824fd920 T iommu_alloc_page
+ffffffff824fd9c0 T pte_lvl
+ffffffff824fdae0 T domain_map_page_amd
+ffffffff824fdbb0 T domain_unload_map
+ffffffff824fddc0 T dom_bdf
+ffffffff824fde90 T domain_load_map
+ffffffff824fe0f0 T iommu_enable_translation
+ffffffff824fe380 T iommu_flush_tlb
+ffffffff824fe510 T iommu_flush_write_buffer
+ffffffff824fe680 T iommu_set_rtaddr
+ffffffff824fe7b0 T iommu_write_8
+ffffffff824fe7e0 T iommu_write_4
+ffffffff824fe810 T iommu_read_4
+ffffffff824fe830 T iommu_alloc_hwdte
+ffffffff824fe980 T iommu_issue_qi
+ffffffff824fe9b0 T iommu_flush_tlb_qi
+ffffffff824fe9e0 T iommu_flush_ctx_qi
+ffffffff824fea10 T ivhd_invalidate_domain
+ffffffff824fea70 T iommu_read_8
+ffffffff824fea90 T iommu_flush_ctx
+ffffffff824febb0 T iommu_enable_qi
+ffffffff824fecd0 T iommu_showcfg
+ffffffff824feef0 T iommu_init
+ffffffff824ff230 T acpidmar_intr_establish
+ffffffff824ff340 T acpidmar_intr
+ffffffff824ff4e0 T acpidmar_match_devscope
+ffffffff824ff620 T domain_create
+ffffffff824ff860 t dmar_dmamap_create
+ffffffff824ff880 t dmar_dmamap_destroy
+ffffffff824ff890 t dmar_dmamap_load
+ffffffff824ff900 t dmar_dmamap_load_mbuf
+ffffffff824ff960 t dmar_dmamap_load_uio
+ffffffff824ff9c0 t dmar_dmamap_load_raw
+ffffffff824ffa30 t dmar_dmamap_unload
+ffffffff824ffa60 t dmar_dmamap_sync
+ffffffff824ffa80 t dmar_dmamem_alloc
+ffffffff824ffaa0 t dmar_dmamem_free
+ffffffff824ffac0 t dmar_dmamem_map
+ffffffff824ffae0 t dmar_dmamem_unmap
+ffffffff824ffb00 t dmar_dmamem_mmap
+ffffffff824ffb20 T domain_add_device
+ffffffff824ffba0 T domain_remove_device
+ffffffff824ffc50 T domain_lookup
+ffffffff824ffe10 T _iommu_map
+ffffffff824ffed0 T _iommu_domain
+ffffffff824fff30 T domain_map_device
+ffffffff82500240 T ivhd_flush_devtab
+ffffffff825002a0 T acpidmar_pci_hook
+ffffffff82500460 T acpidmar_parse_devscope
+ffffffff82500580 T acpidmar_drhd
+ffffffff82500750 T acpidmar_rmrr
+ffffffff82500a00 T acpidmar_atsr
+ffffffff82500ba0 T acpidmar_init
+ffffffff82501000 T acpiivhd_intr
+ffffffff825010e0 T ivhd_poll_events
+ffffffff825011a0 T ivhd_intr_map
+ffffffff82501250 T _dumppte
+ffffffff825013c0 T ivhd_showpage
+ffffffff82501500 T ivhd_show_event
+ffffffff82501de0 T ivhd_showdte
+ffffffff82501ed0 T ivhd_showcmd
+ffffffff82501f90 T _ivhd_issue_command
+ffffffff82502070 T ivhd_issue_command
+ffffffff82502350 T ivhd_invalidate_iommu_all
+ffffffff82502440 T ivhd_invalidate_interrupt_table
+ffffffff82502530 T ivhd_showreg
+ffffffff82502670 T ivhd_checkerr
+ffffffff825028c0 T ivhd_iommu_init
+ffffffff82502d90 T acpiivrs_ivhd
+ffffffff82502e00 T acpiivrs_init
+ffffffff82502f30 T acpidmar_msi_hwmask
+ffffffff82502fa0 T acpidmar_msi_hwunmask
+ffffffff82503010 T acpidmar_msi_addroute
+ffffffff825030d0 T acpidmar_msi_delroute
+ffffffff825030f0 T iommu_showfault
+ffffffff825032b0 T iommu_showpte
+ffffffff82504000 T acpidock_match
+ffffffff82504070 T acpidock_attach
+ffffffff82504390 T acpidock_status
+ffffffff82504420 T acpidock_docklock
+ffffffff82504500 T acpidock_dockctl
+ffffffff825045e0 T acpidock_foundejd
+ffffffff82504690 T acpidock_notify
+ffffffff82504b80 T acpidock_eject
+ffffffff82504c70 T acpidock_walkchildren
+ffffffff82505000 T abl_match
+ffffffff82505030 T abl_attach
+ffffffff82505220 T abl_get_brightness
+ffffffff825052a0 T abl_get_param
+ffffffff82505300 T abl_set_param
+ffffffff825053c0 T abl_set_brightness
+ffffffff82506000 T asmc_match
+ffffffff82506050 T asmc_attach
+ffffffff825065c0 T asmc_activate
+ffffffff82506650 T asmc_try
+ffffffff82506a30 T asmc_get_backlight
+ffffffff82506ab0 T asmc_set_backlight
+ffffffff82506b40 T asmc_backlight
+ffffffff82506bd0 T asmc_init
+ffffffff82506dd0 T asmc_update
+ffffffff82506f80 T asmc_detach
+ffffffff82507150 t asmc_temp
+ffffffff825072d0 t asmc_fan
+ffffffff825074a0 t asmc_light
+ffffffff82508000 T acpiasus_match
+ffffffff82508030 T acpiasus_attach
+ffffffff82508150 T acpiasus_activate
+ffffffff825082e0 T acpiasus_init
+ffffffff825083c0 T acpiasus_notify
+ffffffff82509000 T thinkpad_match
+ffffffff825090b0 T thinkpad_attach
+ffffffff825094c0 T thinkpad_activate
+ffffffff82509640 T thinkpad_sensor_attach
+ffffffff825097b0 T thinkpad_get_temp
+ffffffff82509840 T thinkpad_sensor_refresh
+ffffffff825099c0 T thinkpad_get_volume_mute
+ffffffff82509a30 T thinkpad_attach_deferred
+ffffffff82509a50 T thinkpad_enable_events
+ffffffff82509c20 T thinkpad_get_kbd_backlight
+ffffffff82509cb0 T thinkpad_set_kbd_backlight
+ffffffff82509d80 T thinkpad_get_param
+ffffffff82509de0 T thinkpad_set_param
+ffffffff82509ea0 T thinkpad_battery_setchargestart
+ffffffff82509f90 T thinkpad_battery_setchargestop
+ffffffff8250a090 T thinkpad_battery_setchargemode
+ffffffff8250a450 T thinkpad_hotkey
+ffffffff8250aa80 T thinkpad_brightness_up
+ffffffff8250ac20 T thinkpad_brightness_down
+ffffffff8250add0 T thinkpad_toggle_bluetooth
+ffffffff8250aef0 T thinkpad_volume_mute
+ffffffff8250afa0 T thinkpad_volume_down
+ffffffff8250b050 T thinkpad_volume_up
+ffffffff8250b100 T thinkpad_get_thinklight
+ffffffff8250b150 T thinkpad_adaptive_change
+ffffffff8250b270 T thinkpad_get_brightness
+ffffffff8250b2b0 T thinkpad_toggle_wan
+ffffffff8250b3d0 T thinkpad_cmos
+ffffffff8250b480 T thinkpad_set_brightness
+ffffffff8250b570 T thinkpad_set_thinklight
+ffffffff8250b630 T thinkpad_battery_inhibit_charge
+ffffffff8250b700 T thinkpad_battery_force_discharge
+ffffffff8250c000 T toshiba_match
+ffffffff8250c0a0 T toshiba_attach
+ffffffff8250c180 T get_param_brightness
+ffffffff8250c1e0 T acpitoshiba_get_param
+ffffffff8250c240 T set_param_brightness
+ffffffff8250c2d0 T toshiba_update_brightness
+ffffffff8250c3d0 T acpitoshiba_set_param
+ffffffff8250c470 T toshiba_set_brightness
+ffffffff8250c590 T toshiba_enable_events
+ffffffff8250c620 T toshiba_read_events
+ffffffff8250c780 T toshiba_hotkey
+ffffffff8250c9b0 T toshiba_get_brightness
+ffffffff8250cb20 T toshiba_fn_key_brightness_up
+ffffffff8250cc70 T toshiba_fn_key_brightness_down
+ffffffff8250cdc0 T toshiba_fn_key_video_output
+ffffffff8250cf10 T toshiba_get_video_output
+ffffffff8250d080 T toshiba_set_video_output
+ffffffff8250e000 T acpisony_match
+ffffffff8250e070 T acpisony_attach
+ffffffff8250e0e0 T acpisony_activate
+ffffffff8250e120 T acpisony_notify_setup
+ffffffff8250e310 T acpisony_notify
+ffffffff8250e6c0 T acpisony_find_offset
+ffffffff8250e7d0 T acpisony_set_hotkey
+ffffffff8250e9c0 T acpisony_brightness_down
+ffffffff8250ead0 T acpisony_get_brightness
+ffffffff8250eb50 T acpisony_set_brightness
+ffffffff8250f000 T acpivideo_match
+ffffffff8250f070 T acpivideo_attach
+ffffffff8250f1d0 T acpivideo_getpcibus
+ffffffff8250f210 T acpivideo_notify
+ffffffff8250f270 T acpivideo_set_policy
+ffffffff8250f340 T acpi_foundvout
+ffffffff8250f410 T acpivideo_print
+ffffffff82510000 T acpivout_match
+ffffffff82510070 T acpivout_attach
+ffffffff825101c0 T acpivout_notify
+ffffffff82510270 T acpivout_get_bcl
+ffffffff82510390 T acpivout_get_brightness
+ffffffff82510430 T acpivout_get_param
+ffffffff825104e0 T acpivout_set_param
+ffffffff82510650 T acpivout_select_brightness
+ffffffff82510720 T acpivout_find_brightness
+ffffffff825107b0 T acpivout_set_brightness
+ffffffff82511000 T acpipwrres_match
+ffffffff82511070 T acpipwrres_attach
+ffffffff825112b0 T acpipwrres_foundcons
+ffffffff82511440 T acpipwrres_ref_incr
+ffffffff825114d0 T acpipwrres_hascons
+ffffffff82511520 T acpipwrres_ref_decr
+ffffffff825115b0 T acpipwrres_addcons
+ffffffff82512000 T aibs_match
+ffffffff82512030 T aibs_attach
+ffffffff82512140 T aibs_probe
+ffffffff825122a0 T aibs_attach_new
+ffffffff825123c0 T aibs_attach_sif
+ffffffff82512590 T aibs_notify
+ffffffff82512600 T aibs_add_sensor
+ffffffff82512850 T aibs_getpack
+ffffffff825128d0 T aibs_refresh
+ffffffff82512930 T aibs_refresh_r
+ffffffff82512a70 T aibs_getvalue
+ffffffff82512bc0 T aibs_find_cb
+ffffffff82513000 T aplgpio_match
+ffffffff82513060 T aplgpio_attach
+ffffffff82513300 T aplgpio_intr
+ffffffff82513440 T aplgpio_read_pin
+ffffffff82513490 T aplgpio_write_pin
+ffffffff82513500 T aplgpio_intr_establish
+ffffffff82513620 T aplgpio_intr_enable
+ffffffff825136b0 T aplgpio_intr_disable
+ffffffff82514000 T bytgpio_match
+ffffffff82514060 T bytgpio_attach
+ffffffff82514320 T bytgpio_intr
+ffffffff82514450 T bytgpio_read_pin
+ffffffff825144b0 T bytgpio_write_pin
+ffffffff82514530 T bytgpio_intr_establish
+ffffffff825145a0 T bytgpio_intr_enable
+ffffffff82514690 T bytgpio_intr_disable
+ffffffff82515000 T chvgpio_match
+ffffffff82515060 T chvgpio_attach
+ffffffff82515300 T chvgpio_intr
+ffffffff825153d0 T chvgpio_read_pin
+ffffffff82515480 T chvgpio_write_pin
+ffffffff82515540 T chvgpio_intr_establish
+ffffffff82515710 T chvgpio_intr_enable
+ffffffff825157e0 T chvgpio_intr_disable
+ffffffff825158b0 T chvgpio_opreg_handler
+ffffffff82515940 T chvgpio_check_pin
+ffffffff82516000 T glkgpio_match
+ffffffff82516060 T glkgpio_attach
+ffffffff82516300 T glkgpio_intr
+ffffffff82516440 T glkgpio_read_pin
+ffffffff825164a0 T glkgpio_write_pin
+ffffffff82516510 T glkgpio_intr_establish
+ffffffff82516630 T glkgpio_intr_enable
+ffffffff825166c0 T glkgpio_intr_disable
+ffffffff82517000 T pchgpio_match
+ffffffff82517060 T pchgpio_attach
+ffffffff825174b0 T pchgpio_activate
+ffffffff82517560 T pchgpio_intr
+ffffffff82517780 T pchgpio_read_pin
+ffffffff82517870 T pchgpio_write_pin
+ffffffff82517980 T pchgpio_intr_establish
+ffffffff82517bb0 T pchgpio_intr_enable
+ffffffff82517cf0 T pchgpio_intr_disable
+ffffffff82517e30 T pchgpio_save
+ffffffff82517ea0 T pchgpio_restore
+ffffffff82517f10 T pchgpio_find_group
+ffffffff82517f90 T pchgpio_intr_handle
+ffffffff82518070 T pchgpio_save_pin
+ffffffff82518240 T pchgpio_restore_pin
+ffffffff82519000 T tipmic_match
+ffffffff82519050 T tipmic_attach
+ffffffff82519250 T tipmic_write_1
+ffffffff82519310 T tipmic_intr
+ffffffff82519470 T tipmic_get_lpat
+ffffffff825195a0 T tipmic_read_pin
+ffffffff825195d0 T tipmic_write_pin
+ffffffff82519600 T tipmic_thermal_opreg_handler
+ffffffff82519e70 T tipmic_power_opreg_handler
+ffffffff8251a110 T tipmic_read_1
+ffffffff8251a1d0 T tipmic_raw_to_temp
+ffffffff8251b000 T ccpmic_match
+ffffffff8251b050 T ccpmic_attach
+ffffffff8251b130 T ccpmic_get_lpat
+ffffffff8251b250 T ccpmic_read_pin
+ffffffff8251b3d0 T ccpmic_write_pin
+ffffffff8251b530 T ccpmic_thermal_opreg_handler
+ffffffff8251b770 T ccpmic_power_opreg_handler
+ffffffff8251b960 T ccpmic_read_1
+ffffffff8251ba20 T ccpmic_write_1
+ffffffff8251bae0 T ccpmic_raw_to_temp
+ffffffff8251c000 T com_acpi_match
+ffffffff8251c120 T com_acpi_attach
+ffffffff8251c3a0 T com_acpi_is_designware
+ffffffff8251c400 T com_acpi_intr_designware
+ffffffff8251c430 T com_acpi_is_console
+ffffffff8251d000 T sdhc_acpi_match
+ffffffff8251d060 T sdhc_acpi_attach
+ffffffff8251d360 T sdhc_acpi_parse_resources
+ffffffff8251d420 T sdhc_acpi_card_detect_gpio
+ffffffff8251d480 T sdhc_acpi_card_detect_intr
+ffffffff8251d4c0 T sdhc_acpi_power_on
+ffffffff8251d540 T sdhc_acpi_explore
+ffffffff8251d570 T sdhc_acpi_card_detect_nonremovable
+ffffffff8251d5a0 T sdhc_acpi_do_explore
+ffffffff8251e000 T dwiic_acpi_match
+ffffffff8251e050 T dwiic_acpi_attach
+ffffffff8251e410 T dwiic_acpi_parse_crs
+ffffffff8251e540 T dwiic_acpi_power
+ffffffff8251e650 T dwiic_acpi_get_params
+ffffffff8251e790 T dwiic_i2c_intr_establish
+ffffffff8251e810 T dwiic_i2c_intr_disestablish
+ffffffff8251e830 T dwiic_i2c_intr_string
+ffffffff8251e8c0 T dwiic_acpi_acquire_bus
+ffffffff8251e910 T dwiic_acpi_release_bus
+ffffffff8251e940 T dwiic_acpi_bus_scan
+ffffffff8251e980 T dwiic_acpi_found_hid
+ffffffff8251ecb0 T dwiic_matchhids
+ffffffff8251ed40 T dwiic_acpi_found_ihidev
+ffffffff8251efc0 T dwiic_acpi_found_iatp
+ffffffff82520000 T acpicbkbd_match
+ffffffff82520030 T acpicbkbd_attach
+ffffffff825200d0 T acpicbkbd_activate
+ffffffff82520120 T acpicbkbd_get_backlight
+ffffffff825201a0 T acpicbkbd_set_backlight
+ffffffff82520240 T acpicbkbd_write_backlight
+ffffffff82521000 T acpials_match
+ffffffff82521090 T acpials_attach
+ffffffff82521230 T acpials_read
+ffffffff825212b0 T acpials_addtask
+ffffffff825212f0 T acpials_notify
+ffffffff82521380 T acpials_update
+ffffffff82522000 T tpm_match
+ffffffff82522050 T tpm_attach
+ffffffff82522320 T tpm_activate
+ffffffff82522430 T tpm2_start_method
+ffffffff825224b0 T tpm_probe
+ffffffff82522560 T tpm_init_tis
+ffffffff825227d0 T tpm_init_crb
+ffffffff82522b10 T tpm_suspend
+ffffffff82522c00 T tpm_resume
+ffffffff82522c30 T tpm_write_tis
+ffffffff82522fb0 T tpm_read_tis
+ffffffff82523190 T tpm_write_crb
+ffffffff825235a0 T tpm_read_crb
+ffffffff825238a0 T tpm_request_locality_tis
+ffffffff82523990 T tpm_request_locality_crb
+ffffffff82523a90 T tpm_release_locality_crb
+ffffffff82523ae0 T tpm_release_locality_tis
+ffffffff82523b50 T tpm_getburst
+ffffffff82523c00 T tpm_status
+ffffffff82523c20 T tpm_waitfor
+ffffffff82523d00 T tpm_waitfor_status
+ffffffff82524000 T acpihve_match
+ffffffff825240b0 T acpihve_attach
+ffffffff82525000 T acpisbs_match
+ffffffff82525030 T acpisbs_attach
+ffffffff825252a0 T acpisbs_activate
+ffffffff82525380 T acpisbs_read
+ffffffff82525440 T acpisbs_setup_sensors
+ffffffff82525560 T acpisbs_refresh_sensors
+ffffffff825256d0 T acpisbs_notify
+ffffffff82525810 T acpi_smbus_read
+ffffffff82526000 T surface_match
+ffffffff82526060 T surface_attach
+ffffffff825260c0 T surface_hotkey
+ffffffff82527000 T ipmi_acpi_match
+ffffffff82527030 T ipmi_acpi_attach
+ffffffff82527260 T ipmi_acpi_parse_crs
+ffffffff82528000 T amdgpio_match
+ffffffff82528060 T amdgpio_attach
+ffffffff825282a0 T amdgpio_activate
+ffffffff82528390 T amdgpio_intr
+ffffffff82528530 T amdgpio_read_pin
+ffffffff82528580 T amdgpio_write_pin
+ffffffff825285f0 T amdgpio_intr_establish
+ffffffff825286e0 T amdgpio_intr_enable
+ffffffff82528760 T amdgpio_intr_disable
+ffffffff825287e0 T amdgpio_save
+ffffffff82528860 T amdgpio_restore
+ffffffff825288f0 T amdgpio_save_pin
+ffffffff82528960 T amdgpio_restore_pin
+ffffffff825289d0 T amdgpio_pin_intr
+ffffffff82529000 T acpihid_match
+ffffffff82529030 T acpihid_attach
+ffffffff82529210 T acpihid_init_dsm
+ffffffff82529370 T acpihid_eval
+ffffffff82529590 T acpihid_notify
+ffffffff825295f0 T acpihid_button_array_enable
+ffffffff8252a000 t iosf_acpi_match
+ffffffff8252a050 t iosf_acpi_attach
+ffffffff8252a140 t iosf_acpi_mbi_mdr_rd
+ffffffff8252a1b0 t iosf_acpi_mbi_mdr_wr
+ffffffff8252b000 T acpi_match
+ffffffff8252b060 T acpi_attach
+ffffffff8252b0a0 T acpi_probe
+ffffffff8252b240 T acpi_map
+ffffffff8252b330 T acpi_unmap
+ffffffff8252b380 T acpi_bus_space_map
+ffffffff8252b3a0 T acpi_bus_space_unmap
+ffffffff8252b3c0 T acpi_intr_establish
+ffffffff8252b510 T acpi_intr_disestablish
+ffffffff8252b520 T acpi_scan
+ffffffff8252b6d0 T acpi_acquire_glk
+ffffffff8252b730 T acpi_release_glk
+ffffffff8252b780 T acpi_attach_machdep
+ffffffff8252b910 T acpi_sleep_cpu
+ffffffff8252bab0 T acpi_resume_cpu
+ffffffff8252bbb0 T sleep_mp
+ffffffff8252bcb0 T resume_mp
+ffffffff8252bda0 T acpi_iommu_device_map
+ffffffff8252c000 T hibernate_resume_machdep
+ffffffff8252c050 T hibernate_drop_to_real_mode
+ffffffff8252c060 T hibernate_activate_resume_pt_machdep
+ffffffff8252c0a0 T hibernate_switch_stack_machdep
+ffffffff8252c0e0 T hibernate_flush
+ffffffff8252c110 T acpi_savecpu
+ffffffff8252d000 T sleep_showstate
+ffffffff8252d100 T sleep_setstate
+ffffffff8252d160 T gosleep
+ffffffff8252d220 T sleep_abort
+ffffffff8252d250 T sleep_resume
+ffffffff8252d2c0 T suspend_finish
+ffffffff8252e000 T acpipci_match
+ffffffff8252e030 T acpipci_attach
+ffffffff8252e2f0 T acpipci_osc
+ffffffff8252e430 T acpipci_parse_resources
+ffffffff8252e540 T acpipci_attach_bus
+ffffffff8252e710 T acpipci_print
+ffffffff8252e780 T acpipci_attach_busses
+ffffffff8252f000 T efiopen
+ffffffff8252f040 T eficlose
+ffffffff8252f070 T efiioctl
+ffffffff8252f110 T efiioc_get_table
+ffffffff8252f270 T efiioc_var_get
+ffffffff8252f4f0 T efiioc_var_next
+ffffffff8252f710 T efiioc_var_set
+ffffffff8252f9c0 T efi_adapt_error
+ffffffff82530000 T efi_match
+ffffffff82530060 T efi_attach
+ffffffff825302f0 T efi_map_runtime
+ffffffff82530470 T efi_enter
+ffffffff82530500 T efi_leave
+ffffffff82530560 T efi_fault
+ffffffff82531000 T vmm_probe
+ffffffff82531050 T vmm_attach
+ffffffff82531170 T vmm_activate
+ffffffff825312b0 T vmmopen
+ffffffff82531300 T vmmclose
+ffffffff82531330 T vm_find
+ffffffff82531450 T vmmioctl
+ffffffff825316d0 T vm_create
+ffffffff82531a80 T vm_get_info
+ffffffff82531cd0 T vm_terminate
+ffffffff82531e40 T vm_resetcpu
+ffffffff82531f60 T vm_share_mem
+ffffffff825320b0 T pledge_ioctl_vmm
+ffffffff825321a0 T vm_find_vcpu
+ffffffff82532200 T vm_create_check_mem_ranges
+ffffffff82532360 T vm_teardown
+ffffffff82532490 T vcpu_must_stop
+ffffffff82533000 T vmm_enabled
+ffffffff82533090 T vmm_attach_machdep
+ffffffff82533250 T vmm_quiesce_vmx
+ffffffff82533420 T vmm_activate_machdep
+ffffffff82533550 T vmm_stop
+ffffffff825336a0 T vmm_start
+ffffffff82533790 T vmmioctl_machdep
+ffffffff82533860 T vm_intr_pending
+ffffffff82533900 T vm_mprotect_ept
+ffffffff82533ba0 T pledge_ioctl_vmm_machdep
+ffffffff82533bf0 T vm_rwvmparams
+ffffffff82533d80 T vmm_init_pvclock
+ffffffff82533e60 T vm_rwregs
+ffffffff82533f70 T vcpu_readregs_vmx
+ffffffff825343a0 T vcpu_writeregs_vmx
+ffffffff82534810 T vcpu_readregs_svm
+ffffffff82534cc0 T vcpu_writeregs_svm
+ffffffff82535190 T vmm_get_guest_memtype
+ffffffff82535210 T vmx_mprotect_ept
+ffffffff82535490 T vmx_pmap_find_pte_ept
+ffffffff82535560 T start_vmm_on_cpu
+ffffffff82535640 T stop_vmm_on_cpu
+ffffffff825356e0 T vmclear_on_cpu
+ffffffff82535760 T vm_impl_init_vmx
+ffffffff82535880 T vm_impl_init_svm
+ffffffff825359a0 T vm_impl_init
+ffffffff82535a40 T vm_impl_deinit
+ffffffff82535a70 T vcpu_reload_vmcs_vmx
+ffffffff82535bb0 T vcpu_reset_regs_svm
+ffffffff82535f40 T svm_setmsrbrw
+ffffffff825360b0 T svm_setmsrbr
+ffffffff82536180 T vmm_alloc_vpid
+ffffffff82536290 T svm_setmsrbw
+ffffffff82536370 T vmx_setmsrbr
+ffffffff82536420 T vmx_setmsrbw
+ffffffff825364d0 T vmx_setmsrbrw
+ffffffff825365e0 T svm_set_clean
+ffffffff82536630 T svm_set_dirty
+ffffffff82536680 T vcpu_reset_regs_vmx
+ffffffff82537230 T vcpu_vmx_check_cap
+ffffffff82537330 T vcpu_vmx_compute_ctrl
+ffffffff82537510 T vcpu_init_vmx
+ffffffff825378b0 T vcpu_deinit_vmx
+ffffffff82537a30 T vcpu_reset_regs
+ffffffff82537a70 T vcpu_init_svm
+ffffffff82537c00 T vcpu_deinit_svm
+ffffffff82537d40 T vcpu_init
+ffffffff82537e00 T vmm_free_vpid
+ffffffff82537e70 T vcpu_deinit
+ffffffff82537eb0 T vm_run
+ffffffff82538060 T vcpu_run_vmx
+ffffffff825387e0 T vcpu_run_svm
+ffffffff82538d90 T vmm_fpurestore
+ffffffff82538e60 T vmm_fpusave
+ffffffff82538ee0 T vmm_translate_gva
+ffffffff82539200 T vmm_update_pvclock
+ffffffff82539300 T vmx_get_exit_info
+ffffffff82539360 T vmx_handle_exit
+ffffffff825397a0 T vmx_instruction_error_decode
+ffffffff82539970 T vmm_get_guest_cpu_cpl
+ffffffff82539a60 T vmx_handle_intr
+ffffffff82539af0 T svm_handle_hlt
+ffffffff82539b40 T vmx_handle_hlt
+ffffffff82539bf0 T svm_handle_exit
+ffffffff82539f10 T svm_handle_np_fault
+ffffffff8253a0a0 T vmm_handle_cpuid
+ffffffff8253a730 T svm_handle_msr
+ffffffff8253a9f0 T svm_handle_xsetbv
+ffffffff8253aa90 T svm_handle_inout
+ffffffff8253ab90 T vmm_inject_ud
+ffffffff8253abc0 T vmm_inject_db
+ffffffff8253abf0 T vmx_handle_np_fault
+ffffffff8253ad60 T vmx_handle_inout
+ffffffff8253aef0 T vmx_handle_cr
+ffffffff8253b160 T vmx_handle_rdmsr
+ffffffff8253b230 T vmx_handle_wrmsr
+ffffffff8253b490 T vmx_handle_xsetbv
+ffffffff8253b560 T vmm_inject_gp
+ffffffff8253b590 T vmx_get_exit_qualification
+ffffffff8253b5f0 T vmx_get_guest_faulttype
+ffffffff8253b690 T svm_get_guest_faulttype
+ffffffff8253b6c0 T svm_fault_page
+ffffffff8253b750 T vmx_fault_page
+ffffffff8253b8b0 T vmm_get_guest_cpu_mode
+ffffffff8253b9b0 T vmx_load_pdptes
+ffffffff8253bc30 T vmx_handle_cr0_write
+ffffffff8253be40 T vmx_handle_cr4_write
+ffffffff8253bee0 T vmm_handle_xsetbv
+ffffffff8253bf70 T vmx_handle_misc_enable_msr
+ffffffff8253bfd0 T vmm_pat_is_valid
+ffffffff8253c0b0 T vmm_gpa_is_valid
+ffffffff8253c120 T vmx_exit_reason_decode
+ffffffff8253c160 T svm_exit_reason_decode
+ffffffff8253cf70 T vcpu_state_decode
+ffffffff8253d000 T vmm_dispatch_intr
+ffffffff8253d020 T vmxon
+ffffffff8253d050 T vmxoff
+ffffffff8253d080 T vmclear
+ffffffff8253d0b0 T vmptrld
+ffffffff8253d0e0 T vmptrst
+ffffffff8253d110 T vmwrite
+ffffffff8253d140 T vmread
+ffffffff8253d170 T invvpid
+ffffffff8253d1a0 T invept
+ffffffff8253d1d0 T vmx_enter_guest
+ffffffff8253d1fb t skip_init
+ffffffff8253d2c8 t no_l1df_msr
+ffffffff8253d2cb t l1df_tlb_loop
+ffffffff8253d2e4 t l1df_tlb_done
+ffffffff8253d2ec t l1df_load_cache
+ffffffff8253d303 t done_flush
+ffffffff8253d396 t do_resume
+ffffffff8253d41b t fail_launch_or_resume
+ffffffff8253d45d t fail_launch_unknown
+ffffffff8253d46a t fail_launch_invalid_vmcs
+ffffffff8253d477 t fail_launch_valid_vmcs
+ffffffff8253d494 t vmx_exit_handler_asm
+ffffffff8253d559 t restore_host
+ffffffff8253d5f0 T svm_enter_guest
+ffffffff8253d780 t restore_host_svm
+ffffffff8253e000 T sdmmc_match
+ffffffff8253e050 T sdmmc_attach
+ffffffff8253e390 T sdmmc_detach
+ffffffff8253e440 T sdmmc_activate
+ffffffff8253e510 T sdmmc_discover_task
+ffffffff8253e5d0 T sdmmc_create_thread
+ffffffff8253e640 T sdmmc_holds_root_device
+ffffffff8253e6a0 T sdmmc_task_thread
+ffffffff8253e890 T sdmmc_needs_discover
+ffffffff8253e940 T sdmmc_del_task
+ffffffff8253e9f0 T sdmmc_card_detach
+ffffffff8253ead0 T sdmmc_add_task
+ffffffff8253eb50 T sdmmc_card_attach
+ffffffff8253ec60 T sdmmc_enable
+ffffffff8253edb0 T sdmmc_scan
+ffffffff8253ee40 T sdmmc_init
+ffffffff8253ef40 T sdmmc_disable
+ffffffff8253f0a0 T sdmmc_function_free
+ffffffff8253f0c0 T sdmmc_delay
+ffffffff8253f110 T sdmmc_select_card
+ffffffff8253f290 T sdmmc_set_bus_power
+ffffffff8253f450 T sdmmc_function_alloc
+ffffffff8253f4e0 T sdmmc_app_command
+ffffffff8253f670 T sdmmc_mmc_command
+ffffffff8253f6f0 T sdmmc_go_idle_state
+ffffffff8253f810 T sdmmc_send_if_cond
+ffffffff8253f960 T sdmmc_set_relative_addr
+ffffffff82540000 T sdmmc_cisptr
+ffffffff825400a0 T sdmmc_read_cis
+ffffffff825403b0 T sdmmc_print_cis
+ffffffff82540520 T sdmmc_check_cis_quirks
+ffffffff82541000 T sdmmc_io_enable
+ffffffff825412a0 T sdmmc_io_reset
+ffffffff825413d0 T sdmmc_io_send_op_cond
+ffffffff82541540 T sdmmc_io_scan
+ffffffff82541690 T sdmmc_io_init
+ffffffff825417c0 T sdmmc_io_set_highspeed
+ffffffff82541a70 T sdmmc_io_set_bus_width
+ffffffff82541d00 T sdmmc_io_function_ready
+ffffffff82541e80 T sdmmc_io_read_1
+ffffffff82541fd0 T sdmmc_io_function_enable
+ffffffff825423a0 T sdmmc_io_write_1
+ffffffff82542520 T sdmmc_io_function_disable
+ffffffff825427a0 T sdmmc_io_attach
+ffffffff82542890 T sdmmc_print
+ffffffff82542ae0 T sdmmc_submatch
+ffffffff82542b60 T sdmmc_io_detach
+ffffffff82542c10 T sdmmc_io_rw_direct
+ffffffff82542db0 T sdmmc_io_rw_extended_subr
+ffffffff82542f50 T sdmmc_io_rw_extended
+ffffffff82543340 T sdmmc_io_read_2
+ffffffff825434a0 T sdmmc_io_write_2
+ffffffff82543600 T sdmmc_io_read_4
+ffffffff82543760 T sdmmc_io_write_4
+ffffffff825438c0 T sdmmc_io_read_multi_1
+ffffffff825439b0 T sdmmc_io_write_multi_1
+ffffffff82543aa0 T sdmmc_io_read_region_1
+ffffffff82543b90 T sdmmc_io_write_region_1
+ffffffff82543c80 T sdmmc_io_xchg
+ffffffff82543e10 T sdmmc_intr_enable
+ffffffff82544080 T sdmmc_intr_disable
+ffffffff825442f0 T sdmmc_intr_establish
+ffffffff825443f0 T sdmmc_intr_disestablish
+ffffffff825444e0 T sdmmc_card_intr
+ffffffff82544530 T sdmmc_intr_task
+ffffffff825445c0 T sdmmc_io_set_blocklen
+ffffffff82545000 T sdmmc_mem_enable
+ffffffff825454e0 T sdmmc_mem_send_op_cond
+ffffffff82545690 T sdmmc_mem_signal_voltage
+ffffffff82545750 T sdmmc_mem_scan
+ffffffff82545a60 T sdmmc_decode_csd
+ffffffff82545e70 T sdmmc_decode_cid
+ffffffff825462b0 T sdmmc_mem_send_scr
+ffffffff825463f0 T sdmmc_mem_decode_scr
+ffffffff82546470 T sdmmc_mem_send_cxd_data
+ffffffff825465e0 T sdmmc_mem_set_bus_width
+ffffffff82546700 T sdmmc_mem_sd_switch
+ffffffff825469b0 T sdmmc_be512_to_bitfield512
+ffffffff82546a60 T sdmmc_mem_mmc_switch
+ffffffff82546b50 T sdmmc_mem_init
+ffffffff82546ca0 T sdmmc_mem_set_blocklen
+ffffffff82546da0 T sdmmc_mem_sd_init
+ffffffff82547350 T sdmmc_mem_mmc_init
+ffffffff82547c70 T sdmmc_mem_select_transfer_mode
+ffffffff82547cf0 T sdmmc_mem_execute_tuning
+ffffffff82547d80 T sdmmc_mem_read_block_subr
+ffffffff825480e0 T sdmmc_mem_single_read_block
+ffffffff825481b0 T sdmmc_mem_read_block
+ffffffff82548370 T sdmmc_mem_write_block_subr
+ffffffff825486c0 T sdmmc_mem_single_write_block
+ffffffff82548790 T sdmmc_mem_write_block
+ffffffff82548950 T sdmmc_mem_hibernate_write
+ffffffff82549000 T sdmmc_scsi_cmd
+ffffffff825491f0 T sdmmc_minphys
+ffffffff82549270 T sdmmc_scsi_attach
+ffffffff82549460 T sdmmc_alloc_ccbs
+ffffffff825495a0 T sdmmc_free_ccbs
+ffffffff82549600 T sdmmc_scsi_detach
+ffffffff82549760 T sdmmc_stimeout
+ffffffff825497e0 T sdmmc_ccb_alloc
+ffffffff82549890 T sdmmc_ccb_free
+ffffffff82549970 T sdmmc_inquiry
+ffffffff82549be0 T sdmmc_start_xs
+ffffffff82549cd0 T sdmmc_complete_xs
+ffffffff82549da0 T sdmmc_done_xs
+ffffffff82549df0 T sdmmc_scsi_hibernate_io
+ffffffff8254a000 T bwfm_sdio_preinit
+ffffffff8254a4f0 T bwfm_sdio_txcheck
+ffffffff8254a530 T bwfm_sdio_txdata
+ffffffff8254a5a0 T bwfm_sdio_txctl
+ffffffff8254a6f0 T bwfm_sdio_buscore_read
+ffffffff8254a700 T bwfm_sdio_buscore_write
+ffffffff8254a720 T bwfm_sdio_buscore_prepare
+ffffffff8254a860 T bwfm_sdio_buscore_activate
+ffffffff8254a8e0 T bwfm_sdio_match
+ffffffff8254a9b0 T bwfm_sdio_attach
+ffffffff8254ac70 T bwfm_sdio_detach
+ffffffff8254acd0 T bwfm_sdio_task
+ffffffff8254ae30 T bwfm_sdio_write_1
+ffffffff8254ae60 T bwfm_sdio_read_1
+ffffffff8254ae90 T bwfm_sdio_write_4
+ffffffff8254af40 T bwfm_sdio_read_4
+ffffffff8254aff0 T bwfm_sdio_load_microcode
+ffffffff8254b250 T bwfm_sdio_clkctl
+ffffffff8254b380 T bwfm_sdio_dev_write
+ffffffff8254b3d0 T bwfm_sdio_intr
+ffffffff8254b410 T bwfm_sdio_ram_read_write
+ffffffff8254b640 T bwfm_sdio_htclk
+ffffffff8254b8a0 T bwfm_sdio_readshared
+ffffffff8254b970 T bwfm_sdio_dev_read
+ffffffff8254b9b0 T bwfm_sdio_rx_frames
+ffffffff8254bd40 T bwfm_sdio_tx_frames
+ffffffff8254be20 T bwfm_sdio_backplane
+ffffffff8254bed0 T bwfm_sdio_buf_read
+ffffffff8254bfb0 T bwfm_sdio_buf_write
+ffffffff8254c060 T bwfm_sdio_frame_read_write
+ffffffff8254c1e0 T bwfm_sdio_newbuf
+ffffffff8254c260 T bwfm_sdio_tx_ok
+ffffffff8254c2b0 T bwfm_sdio_tx_ctrlframe
+ffffffff8254c3b0 T bwfm_sdio_tx_dataframe
+ffffffff8254c500 T bwfm_sdio_rx_glom
+ffffffff8254d000 T onewire_match
+ffffffff8254d050 T onewire_attach
+ffffffff8254d0f0 T onewire_detach
+ffffffff8254d160 T onewire_activate
+ffffffff8254d180 T onewire_scan
+ffffffff8254d390 T onewire_createthread
+ffffffff8254d400 T onewire_print
+ffffffff8254d4d0 T onewirebus_print
+ffffffff8254d520 T onewire_lock
+ffffffff8254d540 T onewire_unlock
+ffffffff8254d560 T onewire_reset
+ffffffff8254d580 T onewire_bit
+ffffffff8254d5a0 T onewire_read_byte
+ffffffff8254d6e0 T onewire_write_byte
+ffffffff8254d7c0 T onewire_read_block
+ffffffff8254d860 T onewire_write_block
+ffffffff8254d900 T onewire_triplet
+ffffffff8254d9e0 T onewire_matchrom
+ffffffff8254db30 T onewire_search
+ffffffff8254dec0 T onewire_thread
+ffffffff8254e000 T onewire_crc
+ffffffff8254e0e0 T onewire_crc16
+ffffffff8254e1c0 T onewire_famname
+ffffffff8254e200 T onewire_matchbyfam
+ffffffff8254f000 T owid_match
+ffffffff8254f030 T owid_attach
+ffffffff8254f100 T owid_detach
+ffffffff8254f140 T owid_activate
+ffffffff82550000 T owsbm_match
+ffffffff82550030 T owsbm_attach
+ffffffff825501d0 T owsbm_detach
+ffffffff82550240 T owsbm_activate
+ffffffff82550270 T owsbm_update
+ffffffff82551000 T owtemp_match
+ffffffff82551030 T owtemp_attach
+ffffffff82551130 T owtemp_detach
+ffffffff825511a0 T owtemp_activate
+ffffffff825511d0 T owtemp_update
+ffffffff82552000 T owctr_match
+ffffffff82552030 T owctr_attach
+ffffffff82552180 T owctr_detach
+ffffffff825521f0 T owctr_activate
+ffffffff82552220 T owctr_update
+ffffffff82552250 T owctr_update_counter
+ffffffff82553000 A __text_page_start
+ffffffff82553000 T Xsyscall_meltdown
+ffffffff8255300c T Xsyscall
+ffffffff8255326e t Xsyscall_trampback
+ffffffff82553280 T intr_user_exit
+ffffffff825532c2 t intr_user_exit_post_ast
+ffffffff825533ee t Xiretq_trampback
+ffffffff825533fa T doreti_iret
+ffffffff82554000 T alltraps
+ffffffff82554138 T recall_trap
+ffffffff82554150 T alltraps_kern
+ffffffff82554153 T alltraps_kern_meltdown
+ffffffff82555000 ? Xsyscall32
+ffffffff82555000 A __kutext_start
+ffffffff82555000 A __text_page_end
+ffffffff82556000 ? Xtrap00
+ffffffff82556010 ? Xtrap01
+ffffffff82556020 ? Xtrap02
+ffffffff82556028 c calltrap_specstk
+ffffffff825560f0 ? calltrap_specstk_tramp
+ffffffff82556110 ? Xtrap03
+ffffffff82556120 ? Xtrap04
+ffffffff82556130 ? Xtrap05
+ffffffff82556140 ? Xtrap06
+ffffffff82556150 ? Xtrap07
+ffffffff82556160 ? Xtrap08
+ffffffff82556170 ? Xtrap09
+ffffffff82556180 ? Xtrap0a
+ffffffff82556190 ? Xtrap0b
+ffffffff825561a0 ? Xtrap0c
+ffffffff825561b0 ? Xtrap0d
+ffffffff82556240 ? Xtrap0e
+ffffffff82556250 ? Xintrspurious
+ffffffff82556250 ? Xtrap0f
+ffffffff82556260 ? Xtrap10
+ffffffff82556270 ? Xtrap11
+ffffffff82556280 ? Xtrap12
+ffffffff82556290 ? Xtrap13
+ffffffff825562a0 ? Xtrap14
+ffffffff825562b0 ? Xtrap15
+ffffffff825562c0 ? Xtrap16
+ffffffff825562c0 ? Xtrap17
+ffffffff825562c0 ? Xtrap18
+ffffffff825562c0 ? Xtrap19
+ffffffff825562c0 ? Xtrap1a
+ffffffff825562c0 ? Xtrap1b
+ffffffff825562c0 ? Xtrap1c
+ffffffff825562c0 ? Xtrap1d
+ffffffff825562c0 ? Xtrap1e
+ffffffff825562c0 ? Xtrap1f
+ffffffff825562d0 ? x2apic_eoi
+ffffffff825562f0 ? Xintr_lapic_ipi
+ffffffff82556330 ? Xipi_invltlb
+ffffffff82556360 ? Xipi_invlpg
+ffffffff82556390 ? Xipi_invlrange
+ffffffff825563d0 ? Xipi_invltlb_pcid
+ffffffff82556410 ? Xipi_invlpg_pcid
+ffffffff82556460 ? Xipi_invlrange_pcid
+ffffffff825564d0 ? Xintr_lapic_ltimer
+ffffffff82556510 ? Xintr_xen_upcall
+ffffffff82556550 ? Xintr_hyperv_upcall
+ffffffff82556590 ? Xintr_legacy0
+ffffffff825565d0 ? Xintr_legacy1
+ffffffff82556610 ? Xintr_legacy2
+ffffffff82556650 ? Xintr_legacy3
+ffffffff82556690 ? Xintr_legacy4
+ffffffff825566d0 ? Xintr_legacy5
+ffffffff82556710 ? Xintr_legacy6
+ffffffff82556750 ? Xintr_legacy7
+ffffffff82556790 ? Xintr_legacy8
+ffffffff825567d0 ? Xintr_legacy9
+ffffffff82556810 ? Xintr_legacy10
+ffffffff82556850 ? Xintr_legacy11
+ffffffff82556890 ? Xintr_legacy12
+ffffffff825568d0 ? Xintr_legacy13
+ffffffff82556910 ? Xintr_legacy14
+ffffffff82556950 ? Xintr_legacy15
+ffffffff82556990 ? Xintr_ioapic_edge0
+ffffffff825569d0 ? Xintr_ioapic_edge1
+ffffffff82556a10 ? Xintr_ioapic_edge2
+ffffffff82556a50 ? Xintr_ioapic_edge3
+ffffffff82556a90 ? Xintr_ioapic_edge4
+ffffffff82556ad0 ? Xintr_ioapic_edge5
+ffffffff82556b10 ? Xintr_ioapic_edge6
+ffffffff82556b50 ? Xintr_ioapic_edge7
+ffffffff82556b90 ? Xintr_ioapic_edge8
+ffffffff82556bd0 ? Xintr_ioapic_edge9
+ffffffff82556c10 ? Xintr_ioapic_edge10
+ffffffff82556c50 ? Xintr_ioapic_edge11
+ffffffff82556c90 ? Xintr_ioapic_edge12
+ffffffff82556cd0 ? Xintr_ioapic_edge13
+ffffffff82556d10 ? Xintr_ioapic_edge14
+ffffffff82556d50 ? Xintr_ioapic_edge15
+ffffffff82556d90 ? Xintr_ioapic_edge16
+ffffffff82556dd0 ? Xintr_ioapic_edge17
+ffffffff82556e10 ? Xintr_ioapic_edge18
+ffffffff82556e50 ? Xintr_ioapic_edge19
+ffffffff82556e90 ? Xintr_ioapic_edge20
+ffffffff82556ed0 ? Xintr_ioapic_edge21
+ffffffff82556f10 ? Xintr_ioapic_edge22
+ffffffff82556f50 ? Xintr_ioapic_edge23
+ffffffff82556f90 ? Xintr_ioapic_edge24
+ffffffff82556fd0 ? Xintr_ioapic_edge25
+ffffffff82557010 ? Xintr_ioapic_edge26
+ffffffff82557050 ? Xintr_ioapic_edge27
+ffffffff82557090 ? Xintr_ioapic_edge28
+ffffffff825570d0 ? Xintr_ioapic_edge29
+ffffffff82557110 ? Xintr_ioapic_edge30
+ffffffff82557150 ? Xintr_ioapic_edge31
+ffffffff82557190 ? Xintr_ioapic_edge32
+ffffffff825571d0 ? Xintr_ioapic_edge33
+ffffffff82557210 ? Xintr_ioapic_edge34
+ffffffff82557250 ? Xintr_ioapic_edge35
+ffffffff82557290 ? Xintr_ioapic_edge36
+ffffffff825572d0 ? Xintr_ioapic_edge37
+ffffffff82557310 ? Xintr_ioapic_edge38
+ffffffff82557350 ? Xintr_ioapic_edge39
+ffffffff82557390 ? Xintr_ioapic_edge40
+ffffffff825573d0 ? Xintr_ioapic_edge41
+ffffffff82557410 ? Xintr_ioapic_edge42
+ffffffff82557450 ? Xintr_ioapic_edge43
+ffffffff82557490 ? Xintr_ioapic_edge44
+ffffffff825574d0 ? Xintr_ioapic_edge45
+ffffffff82557510 ? Xintr_ioapic_edge46
+ffffffff82557550 ? Xintr_ioapic_edge47
+ffffffff82557590 ? Xintr_ioapic_edge48
+ffffffff825575d0 ? Xintr_ioapic_edge49
+ffffffff82557610 ? Xintr_ioapic_edge50
+ffffffff82557650 ? Xintr_ioapic_edge51
+ffffffff82557690 ? Xintr_ioapic_edge52
+ffffffff825576d0 ? Xintr_ioapic_edge53
+ffffffff82557710 ? Xintr_ioapic_edge54
+ffffffff82557750 ? Xintr_ioapic_edge55
+ffffffff82557790 ? Xintr_ioapic_edge56
+ffffffff825577d0 ? Xintr_ioapic_edge57
+ffffffff82557810 ? Xintr_ioapic_edge58
+ffffffff82557850 ? Xintr_ioapic_edge59
+ffffffff82557890 ? Xintr_ioapic_edge60
+ffffffff825578d0 ? Xintr_ioapic_edge61
+ffffffff82557910 ? Xintr_ioapic_edge62
+ffffffff82557950 ? Xintr_ioapic_edge63
+ffffffff82557990 ? Xintr_ioapic_level0
+ffffffff825579d0 ? Xintr_ioapic_level1
+ffffffff82557a10 ? Xintr_ioapic_level2
+ffffffff82557a50 ? Xintr_ioapic_level3
+ffffffff82557a90 ? Xintr_ioapic_level4
+ffffffff82557ad0 ? Xintr_ioapic_level5
+ffffffff82557b10 ? Xintr_ioapic_level6
+ffffffff82557b50 ? Xintr_ioapic_level7
+ffffffff82557b90 ? Xintr_ioapic_level8
+ffffffff82557bd0 ? Xintr_ioapic_level9
+ffffffff82557c10 ? Xintr_ioapic_level10
+ffffffff82557c50 ? Xintr_ioapic_level11
+ffffffff82557c90 ? Xintr_ioapic_level12
+ffffffff82557cd0 ? Xintr_ioapic_level13
+ffffffff82557d10 ? Xintr_ioapic_level14
+ffffffff82557d50 ? Xintr_ioapic_level15
+ffffffff82557d90 ? Xintr_ioapic_level16
+ffffffff82557dd0 ? Xintr_ioapic_level17
+ffffffff82557e10 ? Xintr_ioapic_level18
+ffffffff82557e50 ? Xintr_ioapic_level19
+ffffffff82557e90 ? Xintr_ioapic_level20
+ffffffff82557ed0 ? Xintr_ioapic_level21
+ffffffff82557f10 ? Xintr_ioapic_level22
+ffffffff82557f50 ? Xintr_ioapic_level23
+ffffffff82557f90 ? Xintr_ioapic_level24
+ffffffff82557fd0 ? Xintr_ioapic_level25
+ffffffff82558010 ? Xintr_ioapic_level26
+ffffffff82558050 ? Xintr_ioapic_level27
+ffffffff82558090 ? Xintr_ioapic_level28
+ffffffff825580d0 ? Xintr_ioapic_level29
+ffffffff82558110 ? Xintr_ioapic_level30
+ffffffff82558150 ? Xintr_ioapic_level31
+ffffffff82558190 ? Xintr_ioapic_level32
+ffffffff825581d0 ? Xintr_ioapic_level33
+ffffffff82558210 ? Xintr_ioapic_level34
+ffffffff82558250 ? Xintr_ioapic_level35
+ffffffff82558290 ? Xintr_ioapic_level36
+ffffffff825582d0 ? Xintr_ioapic_level37
+ffffffff82558310 ? Xintr_ioapic_level38
+ffffffff82558350 ? Xintr_ioapic_level39
+ffffffff82558390 ? Xintr_ioapic_level40
+ffffffff825583d0 ? Xintr_ioapic_level41
+ffffffff82558410 ? Xintr_ioapic_level42
+ffffffff82558450 ? Xintr_ioapic_level43
+ffffffff82558490 ? Xintr_ioapic_level44
+ffffffff825584d0 ? Xintr_ioapic_level45
+ffffffff82558510 ? Xintr_ioapic_level46
+ffffffff82558550 ? Xintr_ioapic_level47
+ffffffff82558590 ? Xintr_ioapic_level48
+ffffffff825585d0 ? Xintr_ioapic_level49
+ffffffff82558610 ? Xintr_ioapic_level50
+ffffffff82558650 ? Xintr_ioapic_level51
+ffffffff82558690 ? Xintr_ioapic_level52
+ffffffff825586d0 ? Xintr_ioapic_level53
+ffffffff82558710 ? Xintr_ioapic_level54
+ffffffff82558750 ? Xintr_ioapic_level55
+ffffffff82558790 ? Xintr_ioapic_level56
+ffffffff825587d0 ? Xintr_ioapic_level57
+ffffffff82558810 ? Xintr_ioapic_level58
+ffffffff82558850 ? Xintr_ioapic_level59
+ffffffff82558890 ? Xintr_ioapic_level60
+ffffffff825588d0 ? Xintr_ioapic_level61
+ffffffff82558910 ? Xintr_ioapic_level62
+ffffffff82558950 ? Xintr_ioapic_level63
+ffffffff82559000 ? codepatch_fill_nop
+ffffffff82559000 A __cptext_start
+ffffffff82559000 A __kutext_end
+ffffffff825590b0 ? codepatch_maprw
+ffffffff82559190 ? codepatch_unmaprw
+ffffffff82559200 ? codepatch_nop
+ffffffff82559360 ? codepatch_replace
+ffffffff82559510 ? codepatch_call
+ffffffff82559530 ? codepatch_jmp
+ffffffff8255a000 A __cptext_end
+ffffffff8255a000 A __rodata_start
+ffffffff8255a000 C _etext
+ffffffff8255a000 C etext
+ffffffff8255b000 r seeprom_read
+ffffffff8255b004 r icl_mg_pll_find_divisors.div1_vals
+ffffffff8255b028 r gen9bc_tgp_ddc_pin_map
+ffffffff8255b038 r athn_ac2qid
+ffffffff8255b038 r athn_ac2qid
+ffffffff8255b038 r athn_ac2qid
+ffffffff8255b044 r rtwn_get_rssi.cckoff
+ffffffff8255b06c r rsu_ac2qid
+ffffffff8255b07c r pckbc_portcmd
+ffffffff8255b080 r tht_fifo_write_pad.pad
+ffffffff8255b088 r rsu_get_rssi.cckoff
+ffffffff8255b09c r adlp_n_revids
+ffffffff8255b0ec r apple_iso_trans
+ffffffff8255b0f0 r dg2_g12_revid_step_tbl
+ffffffff8255b0f8 r wihap_check_tx.txratetable
+ffffffff8255b0fc r dmamode
+ffffffff8255b124 r gen9_edram_size_mb.sets
+ffffffff8255c000 r isomappings
+ffffffff8255c080 r unimappings
+ffffffff8255c230 r replacements
+ffffffff8255fb5f r cmd0646_9_tim_udma
+ffffffff825b37eb r pp_r600_decoded_lanes
+ffffffff825cebc0 r cmd680_setup_channel.udma_tbl
+ffffffff825d6885 r apollo_udma33_tim
+ffffffff825dc96d r substchar
+ffffffff825dea86 r apollo_udma100_tim
+ffffffff8260634a r apollo_udma66_tim
+ffffffff8260d836 r apollo_pio_rec
+ffffffff8261cbd6 r cy_pio_rec
+ffffffff8264c1a7 r apollo_udma133_tim
+ffffffff82658de0 R drm_ca
+ffffffff82658e08 R drm_filtops
+ffffffff82658e38 R drmread_filtops
+ffffffff82659000 r vga_emulops
+ffffffff82659048 R vga_stdscreen
+ffffffff82659078 R vga_stdscreen_mono
+ffffffff826590a8 R vga_stdscreen_bf
+ffffffff826590d8 R vga_40lscreen
+ffffffff82659108 R vga_40lscreen_mono
+ffffffff82659138 R vga_40lscreen_bf
+ffffffff82659168 R vga_50lscreen
+ffffffff82659198 R vga_50lscreen_mono
+ffffffff826591c8 R vga_50lscreen_bf
+ffffffff826591f8 R vga_screenlist
+ffffffff82659208 R vga_screenlist_mono
+ffffffff82659218 R vga_accessops
+ffffffff82659278 r i945_wm_info
+ffffffff826592b0 r bgansitopc
+ffffffff826592b8 r pctoansi
+ffffffff826592f8 r sdma_offsets
+ffffffff826592f8 r sdma_offsets
+ffffffff82659328 r iha_rate_tbl
+ffffffff82659360 r i830_a_wm_info
+ffffffff82659398 r gen9_edram_size_mb.ways
+ffffffff82659400 r aggr_periodic_times
+ffffffff82659480 r jsl_ehl_revids
+ffffffff826594f8 r michael_final.pad
+ffffffff82659520 r rt_copysa.maskarray
+ffffffff82659528 r i915_wm_info
+ffffffff82659530 r amdgpu_ih_clientid_jpeg
+ffffffff82659530 r amdgpu_ih_clientid_uvds
+ffffffff82659530 r amdgpu_ih_clientid_vcns
+ffffffff82659530 r amdgpu_ih_clientid_vcns
+ffffffff82659530 r amdgpu_ih_clientid_vcns
+ffffffff82659570 r vga_setfontset.cmaptabb
+ffffffff82659588 r tgl_revids
+ffffffff826595e0 r i830_bc_wm_info
+ffffffff82659650 r hsw_activate_psr2.map
+ffffffff82659690 r __drm_universal_plane_init.default_modifiers
+ffffffff826596a0 r iwn_tid2fifo
+ffffffff826596b8 r vga_setfontset.cmaptaba
+ffffffff826596c0 r crtc_offsets
+ffffffff826596c0 r crtc_offsets
+ffffffff826596c0 r crtc_offsets
+ffffffff826596e0 r link_speed
+ffffffff826596e0 r link_speed
+ffffffff826596e0 r link_speed
+ffffffff82659758 r rtwn_r88e_get_rssi.cckoff
+ffffffff8265a000 R edid_vendors
+ffffffff8265a2c0 R edid_nvendors
+ffffffff8265a2d0 R edid_products
+ffffffff8265a330 R edid_nproducts
+ffffffff8265a340 r _edid_modes
+ffffffff8265b000 R videomode_list
+ffffffff8265c080 R videomode_count
+ffffffff8265d000 r ahc_hard_errors
+ffffffff8265d080 r critical_sections
+ffffffff8265d0b0 r patches
+ffffffff8265dd50 r seqprog
+ffffffff8265f000 r ahc_switch
+ffffffff82660000 r termstat_strings
+ffffffff82660020 r critical_sections
+ffffffff82660060 r seqprog
+ffffffff82660d50 r patches
+ffffffff82662000 r ahd_switch
+ffffffff82663000 R aic_switch
+ffffffff82664000 R adw_switch
+ffffffff82665000 R gdt_switch
+ffffffff82666000 R twe_switch
+ffffffff82667000 R ciss_switch
+ffffffff82667030 R ciss_level
+ffffffff82667050 R ciss_stat
+ffffffff82668000 R ami_switch
+ffffffff82668028 R ami_raw_switch
+ffffffff82669000 R mfi_switch
+ffffffff82669028 R mfi_pd_switch
+ffffffff82669050 r mfi_iop_xscale
+ffffffff82669080 r mfi_iop_ppc
+ffffffff826690b0 r mfi_iop_gen2
+ffffffff826690e0 r mfi_iop_skinny
+ffffffff82669110 r mfi_bbu_indicators
+ffffffff826691c0 r bwi_rf_calc_nrssi_slope_11b.save_phy_regs
+ffffffff826691f0 r chv_oa_mux_regs
+ffffffff82669210 r fiji_clock_stretcher_lookup_table
+ffffffff82669210 r tonga_clock_stretcher_lookup_table
+ffffffff82669230 r iosf_pci_devices
+ffffffff82669250 r link_speed
+ffffffff82669250 r link_speed
+ffffffff82669250 r link_speed
+ffffffff82669290 r drm_fb_xfrm.default_dst_pitch
+ffffffff82669290 r non_supported_protection
+ffffffff82669390 r tgl_uy_revids
+ffffffff826693e0 r bwi_phy_noise_11g_rev1
+ffffffff82669460 r cardslot_process_event.antonym_ev
+ffffffff826694f0 r gen11_oa_mux_regs
+ffffffff826695e0 r ddr2_cycle_tenths
+ffffffff82669650 r rtw_intr_rx.ratetbl
+ffffffff826696d0 r abm_config
+ffffffff82669740 r getbootinfo.ports.30
+ffffffff82669790 r reg_offsets
+ffffffff826697a0 r bwi_rf_lo_measure_11g.rf_lo_adjust
+ffffffff826697b0 r init_non_clock_fields.look_up
+ffffffff826697c0 r uftdi_8u232am_getrate.roundoff
+ffffffff82669810 r zyd_rx_data.rates
+ffffffff82669820 r ieee80211_ra_valid_tx_mcs.max_mcs
+ffffffff82669860 r mmio_invalidate_full.gen8_regs
+ffffffff82669890 r bwi_phy_noise_11g
+ffffffff826698a0 r hpt366_pio
+ffffffff826698d0 r glk_revids
+ffffffff82669920 r bwi_rf_calc_nrssi_slope_11g.save_phy3_regs
+ffffffff82669940 r ether_crc32_be_update.rev
+ffffffff82669940 r rtw_grf5101_mac_crypt.caesar
+ffffffff82669990 r snb_b_fdi_train_param
+ffffffff8266a000 R qlw_switch
+ffffffff8266b000 R isp_2100_risc_code
+ffffffff8267dbf0 R isp_2200_risc_code
+ffffffff82690990 R isp_2300_risc_code
+ffffffff826aa408 R qla_switch
+ffffffff826aa430 r qla_regs_2100
+ffffffff826aa460 r qla_regs_2200
+ffffffff826aa490 r qla_regs_23XX
+ffffffff826ab000 R ahci_atascsi_methods
+ffffffff826ac000 R nvme_switch
+ffffffff826ac028 r nvme_ops
+ffffffff826ad000 R mpi_switch
+ffffffff826ad100 r intel_hpll_vco.elk_vco
+ffffffff826ad160 r pin_offsets
+ffffffff826ad1c0 r firmware_list
+ffffffff826ad220 r atom_arg_shift
+ffffffff826ad220 r atom_arg_shift
+ffffffff826ad260 r pf_syncookie_wstab
+ffffffff826ad280 r ieee80211_media_init.mopts
+ffffffff826ad2e0 r add_entropy_words.twist_table
+ffffffff826ad380 r urtw_8225v2_txpwr_cck
+ffffffff826ad3a0 r bwfm_pci_prio2fifo
+ffffffff826ad3a0 r ieee80211_up_to_ac.up_to_ac
+ffffffff826ad460 r paritytab
+ffffffff826ad460 r x86emu_parity_tab
+ffffffff826ad480 r legacy_connector_convert
+ffffffff826ad4c0 r gen7_oa_mux_regs
+ffffffff826ad4e0 r hsw_oa_mux_regs
+ffffffff826ad500 r notetab
+ffffffff826ad520 r urtw_8225v2_txpwr_cck_ch14
+ffffffff826ad540 r bwi_rf_calibval.rf_calibvals
+ffffffff826ad5e0 r pf_syncookie_msstab
+ffffffff826ad640 r xgmi3x16_pcs_err_status_reg_aldebaran
+ffffffff826ad6a0 r uath_wme_init.uath_wme_11g
+ffffffff826ad6c0 r gen7_oa_b_counters
+ffffffff826ad820 r icl_revids
+ffffffff826ad8e0 r rtwn_iq_calib_run.reg_adda
+ffffffff826ad920 r atom_def_dst
+ffffffff826ad920 r atom_def_dst
+ffffffff826ad960 r sha256_initial_hash_value
+ffffffff826ad9c0 r otus_edca_def
+ffffffff826ad9e0 r intel_hpll_vco.blb_vco
+ffffffff826adaa0 r epic_pci_subsys_info
+ffffffff826adac0 r atom_arg_mask
+ffffffff826adac0 r atom_arg_mask
+ffffffff826adb20 r butmap
+ffffffff826adb60 r GFX_RLC_SRM_INDEX_CNTL_DATA_OFFSETS
+ffffffff826adba0 r comsoft.lsrmap
+ffffffff826adbe0 r tulip_mii_phy_readspecific.table
+ffffffff826adc00 r kbl_revids
+ffffffff826adca0 r intel_hpll_vco.pnv_vco
+ffffffff826add00 r dmapageport
+ffffffff826addc0 r intel_hpll_vco.ctg_vco
+ffffffff826ade80 r drm_calculate_luminance_range.pre_computed_values
+ffffffff826ae000 R sili_atascsi_methods
+ffffffff826af000 R ncr53c9x_switch
+ffffffff826b0000 r scf_period
+ffffffff826b1000 R siop_script
+ffffffff826b15a0 R lun_switch
+ffffffff826b15d0 R tag_switch
+ffffffff826b1660 R load_dsa
+ffffffff826b16c4 R siop_led_on
+ffffffff826b16cc R siop_led_off
+ffffffff826b16d8 R siop_switch
+ffffffff826b2000 R ep_vortex_media
+ffffffff826b2100 R ep_default_to_media
+ffffffff826b3000 R wi_card_ident
+ffffffff826b5000 R ucode_table
+ffffffff826b6000 r re_revisions
+ffffffff826b6290 r re_kstats_tpl
+ffffffff826b8000 R smc91cxx_media
+ffffffff826b8010 R smc91cxx_mii_bitbang_ops
+ffffffff826b9000 R dl10019_mii_bitbang_ops
+ffffffff826b9028 R dl10022_mii_bitbang_ops
+ffffffff826ba000 R ax88190_mii_bitbang_ops
+ffffffff826bc000 R ac97_audio_default
+ffffffff826bc020 R ac97_on_off
+ffffffff826bc324 R ac97_mic_select
+ffffffff826bc628 R ac97_mono_select
+ffffffff826bc92c R ac97_source
+ffffffff826bcc30 R ac97_volume_stereo
+ffffffff826bcc4c R ac97_volume_mono
+ffffffff826bcc70 R source_info
+ffffffff826bd470 R ac97_ad
+ffffffff826bd580 R ac97_ak
+ffffffff826bd610 R ac97_av
+ffffffff826bd750 R ac97_rl
+ffffffff826bd7a0 R ac97_cm
+ffffffff826bd820 R ac97_cr
+ffffffff826bd840 R ac97_cs
+ffffffff826bd920 R ac97_cx
+ffffffff826bd980 R ac97_dt
+ffffffff826bd9a0 R ac97_em
+ffffffff826bd9d0 R ac97_es
+ffffffff826bd9f0 R ac97_is
+ffffffff826bda10 R ac97_ic
+ffffffff826bda90 R ac97_it
+ffffffff826bdac0 R ac97_ns
+ffffffff826bdb80 R ac97_ps
+ffffffff826bdbb0 R ac97_sl
+ffffffff826bdbd0 R ac97_st
+ffffffff826bdd20 R ac97_vi
+ffffffff826bdd50 R ac97_tt
+ffffffff826bddd0 R ac97_ti
+ffffffff826bddf0 R ac97_wb
+ffffffff826bde10 R ac97_wo
+ffffffff826bdea0 R ac97_ym
+ffffffff826bdef0 R ac97_vendors
+ffffffff826be1f0 R ac97enhancement
+ffffffff826be2f0 R ac97feature
+ffffffff826bf000 R lm_chips
+ffffffff826bf020 R lm78_sensors
+ffffffff826bf1a0 R w83627hf_sensors
+ffffffff826bf3a0 R w83627ehf_sensors
+ffffffff826bf5c0 R w83627dhg_sensors
+ffffffff826bf7c0 R nct6776f_sensors
+ffffffff826bfa00 R nct6779d_sensors
+ffffffff826bfd60 R w83637hf_sensors
+ffffffff826bff20 R w83697hf_sensors
+ffffffff826c00c0 R w83781d_sensors
+ffffffff826c0280 R w83782d_sensors
+ffffffff826c0480 R w83783s_sensors
+ffffffff826c0600 R w83791d_sensors
+ffffffff826c0860 R w83792d_sensors
+ffffffff826c0ae0 R as99127f_sensors
+ffffffff826c1000 r ar5k_known_products
+ffffffff826c1110 r ar5111_gain_opt
+ffffffff826c11e0 r ar5112_gain_opt
+ffffffff826c12b0 r ar5k_5ghz_channels
+ffffffff826c1a00 r ar5k_2ghz_channels
+ffffffff826c1f10 r ar5111_rf
+ffffffff826c2350 r ar5112a_rf
+ffffffff826c2890 r ar5112_rf
+ffffffff826c2da0 r ar5413_rf
+ffffffff826c31b0 r ar2413_rf
+ffffffff826c34d0 r ar2425_rf
+ffffffff826c3830 r ar5111_rfg
+ffffffff826c3b30 r ar5112_rfg
+ffffffff826c3e30 r ar5413_rfg
+ffffffff826c4130 r ar2413_rfg
+ffffffff826c4430 r ar5k_rt_11a
+ffffffff826c4552 r ar5k_rt_11b
+ffffffff826c4674 r ar5k_rt_11g
+ffffffff826c4796 r ar5k_rt_xr
+ffffffff826c5000 r ar5210_ini
+ffffffff826c6000 r ar5211_mode
+ffffffff826c62c0 r ar5211_ini
+ffffffff826c6ad0 r ar5211_rf
+ffffffff826c7000 r ar5212_pcie
+ffffffff826c7080 r ar5212_mode
+ffffffff826c7310 r ar5212_ini
+ffffffff826c7c80 r ar5212_ar5111_mode
+ffffffff826c7f20 r ar5212_ar5112_mode
+ffffffff826c81b0 r ar5413_mode
+ffffffff826c8b10 r ar2413_mode
+ffffffff826c9430 r ar2425_mode
+ffffffff826c9d90 r ar5111_bbgain
+ffffffff826ca090 r ar5112_bbgain
+ffffffff826cb000 r athn_5ghz_chans
+ffffffff826cb020 r athn_rates
+ffffffff826cc000 r athn_rates
+ffffffff826cd000 r ar9160_ini
+ffffffff826cd068 r ar5416_ini
+ffffffff826cd0d0 r ar5416_serdes
+ffffffff826cd0e8 r ar9160_1_1_addac
+ffffffff826cd0f8 r ar9160_1_0_addac
+ffffffff826cd108 r ar5416_2_2_addac
+ffffffff826cd118 r ar5416_2_1_addac
+ffffffff826cd128 r ar5416_set_power_calib.chainoffset
+ffffffff826cd140 r ar9160_bank6tpc_vals
+ffffffff826cd1c0 r ar5416_bank6tpc_vals
+ffffffff826cd240 r ar5416_bb_rfgain_vals_2g
+ffffffff826cd340 r ar5416_bb_rfgain_vals_5g
+ffffffff826cd440 r ar5416_bank6_vals
+ffffffff826cd4c0 r ar9160_regs
+ffffffff826cd540 r ar9160_vals_5g20
+ffffffff826cd640 r ar9160_vals_5g40
+ffffffff826cd740 r ar9160_vals_2g40
+ffffffff826cd840 r ar9160_vals_2g20
+ffffffff826cd940 r ar9160_cm_regs
+ffffffff826cdc30 r ar9160_cm_vals
+ffffffff826ce210 r ar5416_regs
+ffffffff826ce290 r ar5416_vals_5g20
+ffffffff826ce390 r ar5416_vals_5g40
+ffffffff826ce490 r ar5416_vals_2g40
+ffffffff826ce590 r ar5416_vals_2g20
+ffffffff826ce690 r ar5416_cm_regs
+ffffffff826ce980 r ar5416_cm_vals
+ffffffff826cef60 r ar5416_serdes_regs
+ffffffff826cef90 r ar5416_serdes_vals
+ffffffff826cefc0 r ar9160_1_1_addac_vals
+ffffffff826cf040 r ar9160_1_0_addac_vals
+ffffffff826cf0c0 r ar5416_2_2_addac_vals
+ffffffff826cf150 r ar5416_2_1_addac_vals
+ffffffff826d0000 r ar9280_2_0_ini
+ffffffff826d0068 r ar9280_2_0_serdes
+ffffffff826d0080 r ar9280_2_0_rx_gain_23db_backoff
+ffffffff826d00a0 r ar9280_2_0_rx_gain_13db_backoff
+ffffffff826d00c0 r ar9280_2_0_rx_gain
+ffffffff826d00e0 r ar9280_2_0_tx_gain_high_power
+ffffffff826d0100 r ar9280_2_0_tx_gain
+ffffffff826d0120 r ar9280_init_from_rom.chainoffset
+ffffffff826d0130 r ar9280_2_0_regs
+ffffffff826d0190 r ar9280_2_0_vals_5g20
+ffffffff826d0250 r ar9280_2_0_vals_5g40
+ffffffff826d0310 r ar9280_2_0_vals_2g40
+ffffffff826d03d0 r ar9280_2_0_vals_2g20
+ffffffff826d0490 r ar9280_2_0_cm_regs
+ffffffff826d0740 r ar9280_2_0_cm_vals
+ffffffff826d0c90 r ar9280_2_0_fast_clock_regs
+ffffffff826d0cb0 r ar9280_2_0_fast_clock_vals_5g20
+ffffffff826d0cf0 r ar9280_2_0_fast_clock_vals_5g40
+ffffffff826d0d30 r ar9280_2_0_serdes_regs
+ffffffff826d0d60 r ar9280_2_0_serdes_vals
+ffffffff826d0d90 r ar9280_2_0_rx_gain_regs
+ffffffff826d0ea0 r ar9280_2_0_rx_gain_23db_backoff_vals_5g
+ffffffff826d10b0 r ar9280_2_0_rx_gain_23db_backoff_vals_2g
+ffffffff826d12c0 r ar9280_2_0_rx_gain_13db_backoff_vals_5g
+ffffffff826d14d0 r ar9280_2_0_rx_gain_13db_backoff_vals_2g
+ffffffff826d16e0 r ar9280_2_0_rx_gain_vals_5g
+ffffffff826d18f0 r ar9280_2_0_rx_gain_vals_2g
+ffffffff826d1b00 r ar9280_2_0_tx_gain_regs
+ffffffff826d1b40 r ar9280_2_0_tx_gain_high_power_vals_5g
+ffffffff826d1bc0 r ar9280_2_0_tx_gain_high_power_vals_2g
+ffffffff826d1c40 r ar9280_2_0_tx_gain_vals_5g
+ffffffff826d1cc0 r ar9280_2_0_tx_gain_vals_2g
+ffffffff826d2000 r ar9271_ini
+ffffffff826d2068 r ar9285_1_2_ini
+ffffffff826d20d0 r ar9280_2_0_serdes
+ffffffff826d20e8 r ar9271_tx_gain_high_power
+ffffffff826d2108 r ar9271_tx_gain
+ffffffff826d2128 r ar9285_2_0_tx_gain_high_power
+ffffffff826d2148 r ar9285_2_0_tx_gain
+ffffffff826d2168 r ar9285_1_2_tx_gain_high_power
+ffffffff826d2188 r ar9285_1_2_tx_gain
+ffffffff826d21b0 r ar9271_regs
+ffffffff826d2410 r ar9271_vals_2g40
+ffffffff826d28d0 r ar9271_vals_2g20
+ffffffff826d2d90 r ar9271_cm_regs
+ffffffff826d3020 r ar9271_cm_vals
+ffffffff826d3540 r ar9285_1_2_regs
+ffffffff826d37a0 r ar9285_1_2_vals_2g40
+ffffffff826d3c60 r ar9285_1_2_vals_2g20
+ffffffff826d4120 r ar9285_1_2_cm_regs
+ffffffff826d43a0 r ar9285_1_2_cm_vals
+ffffffff826d4890 r ar9280_2_0_serdes_regs
+ffffffff826d48c0 r ar9280_2_0_serdes_vals
+ffffffff826d48f0 r ar9271_tx_gain_regs
+ffffffff826d4940 r ar9271_tx_gain_high_power_vals_2g
+ffffffff826d49d0 r ar9271_tx_gain_vals_2g
+ffffffff826d4a60 r ar9285_1_2_tx_gain_regs
+ffffffff826d4ab0 r ar9285_2_0_tx_gain_high_power_vals_2g
+ffffffff826d4b50 r ar9285_2_0_tx_gain_vals_2g
+ffffffff826d4bf0 r ar9285_1_2_tx_gain_high_power_vals_2g
+ffffffff826d4c90 r ar9285_1_2_tx_gain_vals_2g
+ffffffff826d5000 r ar9287_1_1_ini
+ffffffff826d5068 r ar9280_2_0_serdes
+ffffffff826d5080 r ar9287_1_1_rx_gain
+ffffffff826d50a0 r ar9287_1_1_tx_gain
+ffffffff826d50c0 r ar9287_1_1_regs
+ffffffff826d5120 r ar9287_1_1_vals_2g40
+ffffffff826d51d0 r ar9287_1_1_vals_2g20
+ffffffff826d5280 r ar9287_1_1_cm_regs
+ffffffff826d5560 r ar9287_1_1_cm_vals
+ffffffff826d5b20 r ar9280_2_0_serdes_regs
+ffffffff826d5b50 r ar9280_2_0_serdes_vals
+ffffffff826d5b80 r ar9287_1_1_rx_gain_regs
+ffffffff826d5d90 r ar9287_1_1_rx_gain_vals_2g
+ffffffff826d61a0 r ar9287_1_1_tx_gain_regs
+ffffffff826d6200 r ar9287_1_1_tx_gain_vals_2g
+ffffffff826d7000 r athn_rates
+ffffffff826d8000 r ar9485_1_1_ini
+ffffffff826d8068 r ar9485_1_1_serdes
+ffffffff826d8080 r ar9380_2_2_ini
+ffffffff826d80e8 r ar9380_2_2_serdes
+ffffffff826d8100 r ar9380_2_2_rx_gain_wo_xlna
+ffffffff826d8120 r ar9380_2_2_rx_gain
+ffffffff826d8140 r ar9485_1_1_rx_gain
+ffffffff826d8160 r ar9380_2_2_tx_gain_high_ob_db
+ffffffff826d8180 r ar9380_2_2_tx_gain_low_ob_db
+ffffffff826d81a0 r ar9380_2_2_tx_gain_high_power
+ffffffff826d81c0 r ar9380_2_2_tx_gain
+ffffffff826d81e0 r ar9485_1_1_tx_gain
+ffffffff826d8200 r ar9485_1_1_regs
+ffffffff826d8270 r ar9485_1_1_vals_2g40
+ffffffff826d8350 r ar9485_1_1_vals_2g20
+ffffffff826d8430 r ar9485_1_1_cm_regs
+ffffffff826d8720 r ar9485_1_1_cm_vals
+ffffffff826d8d00 r ar9485_1_1_serdes_regs
+ffffffff826d8d0c r ar9485_1_1_serdes_vals
+ffffffff826d8d20 r ar9380_2_2_regs
+ffffffff826d8db0 r ar9380_2_2_vals_5g20
+ffffffff826d8ed0 r ar9380_2_2_vals_5g40
+ffffffff826d8ff0 r ar9380_2_2_vals_2g40
+ffffffff826d9110 r ar9380_2_2_vals_2g20
+ffffffff826d9230 r ar9380_2_2_cm_regs
+ffffffff826d95d0 r ar9380_2_2_cm_vals
+ffffffff826d9d00 r ar9380_2_2_fast_clock_regs
+ffffffff826d9d20 r ar9380_2_2_fast_clock_vals_5g20
+ffffffff826d9d50 r ar9380_2_2_fast_clock_vals_5g40
+ffffffff826d9d74 r ar9380_2_2_serdes_regs
+ffffffff826d9d80 r ar9380_2_2_serdes_vals
+ffffffff826d9d90 r ar9380_2_2_rx_gain_regs
+ffffffff826d9f90 r ar9380_2_2_rx_gain_wo_xlna_vals
+ffffffff826da390 r ar9380_2_2_rx_gain_vals
+ffffffff826da790 r ar9485_1_1_rx_gain_regs
+ffffffff826da890 r ar9485_1_1_rx_gain_vals
+ffffffff826daa90 r ar9380_2_2_tx_gain_regs
+ffffffff826dab60 r ar9380_2_2_tx_gain_high_ob_db_vals_5g
+ffffffff826dad00 r ar9380_2_2_tx_gain_high_ob_db_vals_2g
+ffffffff826daea0 r ar9380_2_2_tx_gain_low_ob_db_vals_5g
+ffffffff826db040 r ar9380_2_2_tx_gain_low_ob_db_vals_2g
+ffffffff826db1e0 r ar9380_2_2_tx_gain_high_power_vals_5g
+ffffffff826db380 r ar9380_2_2_tx_gain_high_power_vals_2g
+ffffffff826db520 r ar9380_2_2_tx_gain_vals_5g
+ffffffff826db6c0 r ar9380_2_2_tx_gain_vals_2g
+ffffffff826db860 r ar9485_1_1_tx_gain_regs
+ffffffff826db8f0 r ar9485_1_1_tx_gain_vals_2g
+ffffffff826dba10 r ar9380_def_rom
+ffffffff826dbe50 r ar9380_def_rom_h112
+ffffffff826dc290 r ar9380_def_rom_h116
+ffffffff826dc6d0 r ar9380_def_rom_x112
+ffffffff826dcb10 r ar9380_def_rom_x113
+ffffffff826dd000 R atw_txthresh_tab_lo
+ffffffff826dd050 R atw_txthresh_tab_hi
+ffffffff826dd0a0 r atw_attach.empty_macaddr
+ffffffff826dd0b0 r atw_attach.type_strings
+ffffffff826dd0d0 r atw_rfmd2958_ifn
+ffffffff826dd110 r atw_rfmd2958_rf1r
+ffffffff826dd150 r atw_rxintr.rate_tbl
+ffffffff826de000 r rtw_identify_sta.empty_macaddr
+ffffffff826df000 r rtwn_set_key.etherzeroaddr
+ffffffff826df010 r rtl8188eu_rf_prog
+ffffffff826df030 r rtl8188ftv_rf_prog
+ffffffff826df050 r rtl8192e_rf_prog
+ffffffff826df080 r rtl8188ce_rf_prog
+ffffffff826df0a0 r rtl8188ru_rf_prog
+ffffffff826df0c0 r rtl8188cu_rf_prog
+ffffffff826df0e0 r rtl8192ce_rf_prog
+ffffffff826df110 r rtl8188ru_txagc
+ffffffff826df170 r rtl8188eu_rf_regs
+ffffffff826df230 r rtl8188eu_rf_vals
+ffffffff826df3b0 r rtl8188ftv_rf_regs
+ffffffff826df490 r rtl8188ftv_rf_vals
+ffffffff826df640 r rtl8192e_rf_regs
+ffffffff826df710 r rtl8192e_rf_vals
+ffffffff826df8b0 r rtl8192e_rf2_regs
+ffffffff826df950 r rtl8192e_rf2_vals
+ffffffff826dfa90 r rtl8192ce_rf1_regs
+ffffffff826dfbb0 r rtl8188ce_rf_vals
+ffffffff826dfdf0 r rtl8188ru_rf_vals
+ffffffff826e0030 r rtl8188cu_rf_vals
+ffffffff826e0270 r rtl8192ce_rf1_vals
+ffffffff826e04b0 r rtl8192ce_rf2_regs
+ffffffff826e0500 r rtl8192ce_rf2_vals
+ffffffff826e05a0 r rtl8192cu_txagc
+ffffffff826e1000 r rt2560_rf2522_r2
+ffffffff826e1040 r rt2560_rf2524_r2
+ffffffff826e1080 r rt2560_rf2525_hi_r2
+ffffffff826e10c0 r rt2560_rf2525_r2
+ffffffff826e1100 r rt2560_rf2525e_r2
+ffffffff826e1140 r rt2560_rf2526_hi_r2
+ffffffff826e1180 r rt2560_rf2526_r2
+ffffffff826e11c0 r rt2560_def_bbp
+ffffffff826e1200 r rt2560_def_mac
+ffffffff826e2000 r rt2661_rf5225_1
+ffffffff826e2300 r rt2661_rf5225_2
+ffffffff826e2600 r rt2661_def_bbp
+ffffffff826e2640 r rt2661_def_mac
+ffffffff826e3000 r rt2860_rf2850
+ffffffff826e3430 r rt2860_rates
+ffffffff826e34f0 r rt3572_def_rf
+ffffffff826e3530 r rt3090_def_rf
+ffffffff826e3560 r rt5392_def_rf
+ffffffff826e35e0 r rt3290_def_rf
+ffffffff826e3640 r rt5390_def_rf
+ffffffff826e36c0 r rt5390_def_bbp
+ffffffff826e36f0 r rt2860_def_mac
+ffffffff826e5000 r acx111_reg
+ffffffff826e5040 r acx111_rate_map
+ffffffff826e6000 r acx100_reg
+ffffffff826e6040 r acx100_txpower_rfmd
+ffffffff826e6060 r acx100_txpower_maxim
+ffffffff826e6080 r xehp_rcs_offsets
+ffffffff826e60b0 r gen8_rcs_offsets
+ffffffff826e60e0 r hangpic
+ffffffff826e6120 r digits
+ffffffff826e6120 r pppdumpb.digits
+ffffffff826e6120 r pppdumpm.digits
+ffffffff826e6140 r dg2_xcs_offsets
+ffffffff826e6190 r gen11_rcs_offsets
+ffffffff826e61d0 r dg2_rcs_offsets
+ffffffff826e6210 r gen12_xcs_offsets
+ffffffff826e7000 r intel_hpll_vco.cl_vco
+ffffffff826e7020 r sgpr_init_compute_shader
+ffffffff826e70d0 r trinity_override_mgpg_sequences
+ffffffff826e7490 r vgpr_init_compute_shader
+ffffffff826e7550 r voltage_swing_to_pre_emphasis
+ffffffff826e8000 r malo_cmd_string.cmds
+ffffffff826e80b0 r malo_cmd_string_result.results
+ffffffff826e9000 R bwi_vendor_led_act
+ffffffff826e900c R bwi_default_led_act
+ffffffff826e9010 R bwi_led_duration
+ffffffff826e9380 r bwi_sup_bphy
+ffffffff826e93c0 r bwi_phy_freq_11g_rev1
+ffffffff826e95c0 r bwi_phy_rotor_11g_rev1
+ffffffff826e96a0 r bwi_phy_noise_scale_11g_rev2
+ffffffff826e96e0 r bwi_phy_noise_scale_11g_rev7
+ffffffff826e9720 r bwi_phy_noise_scale_11g
+ffffffff826e9760 r bwi_phy_sigma_sq_11g_rev2
+ffffffff826e97d0 r bwi_phy_sigma_sq_11g_rev7
+ffffffff826e9840 r bwi_phy_delay_11g_rev1
+ffffffff826e9920 r bwi_rf_get_gains.save_phy_regs
+ffffffff826e9940 r bwi_rf_lo_find.map
+ffffffff826e9960 r bwi_txpower_map_11b
+ffffffff826e99a0 r bwi_txpower_map_11g
+ffffffff826e99e0 r _bwi_rf_lo_update_11g.rf_atten_list
+ffffffff826e9a20 r _bwi_rf_lo_update_11g.rf_atten_init_list
+ffffffff826e9a60 r _bwi_rf_lo_update_11g.rf_lo_measure_order
+ffffffff826e9aa0 r bwi_rf_set_nrssi_ofs_11g.save_phy_comm_regs
+ffffffff826e9ac0 r bwi_bbpid_map
+ffffffff826e9af0 r bwi_regwin_count
+ffffffff826e9b40 r bwi_clkfreq
+ffffffff826e9b58 r bwi_zero_addr
+ffffffff826ea000 R uhci_bus_methods
+ffffffff826ea030 R uhci_root_ctrl_methods
+ffffffff826ea060 R uhci_root_intr_methods
+ffffffff826ea090 R uhci_device_ctrl_methods
+ffffffff826ea0c0 R uhci_device_intr_methods
+ffffffff826ea0f0 R uhci_device_bulk_methods
+ffffffff826ea120 R uhci_device_isoc_methods
+ffffffff826ea150 R uhci_devd
+ffffffff826ea162 R uhci_confd
+ffffffff826ea16b R uhci_ifcd
+ffffffff826ea174 R uhci_endpd
+ffffffff826ea17b R uhci_hubd_piix
+ffffffff826eb000 R revbits
+ffffffff826eb020 R ohci_bus_methods
+ffffffff826eb050 R ohci_root_ctrl_methods
+ffffffff826eb080 R ohci_root_intr_methods
+ffffffff826eb0b0 R ohci_device_ctrl_methods
+ffffffff826eb0e0 R ohci_device_intr_methods
+ffffffff826eb110 R ohci_device_bulk_methods
+ffffffff826eb140 R ohci_device_isoc_methods
+ffffffff826eb170 R ohci_devd
+ffffffff826eb182 R ohci_confd
+ffffffff826eb18b R ohci_ifcd
+ffffffff826eb194 R ohci_endpd
+ffffffff826eb19b R ohci_hubd
+ffffffff826ec000 R ehci_bus_methods
+ffffffff826ec030 R ehci_root_ctrl_methods
+ffffffff826ec060 R ehci_root_intr_methods
+ffffffff826ec090 R ehci_device_ctrl_methods
+ffffffff826ec0c0 R ehci_device_intr_methods
+ffffffff826ec0f0 R ehci_device_bulk_methods
+ffffffff826ec120 R ehci_device_isoc_methods
+ffffffff826ec150 R ehci_devd
+ffffffff826ec162 R ehci_odevd
+ffffffff826ec16c R ehci_confd
+ffffffff826ec175 R ehci_ifcd
+ffffffff826ec17e R ehci_endpd
+ffffffff826ec185 R ehci_hubd
+ffffffff826ed000 R xhci_bus_methods
+ffffffff826ed030 R xhci_root_ctrl_methods
+ffffffff826ed060 R xhci_root_intr_methods
+ffffffff826ed090 R xhci_device_ctrl_methods
+ffffffff826ed0c0 R xhci_device_intr_methods
+ffffffff826ed0f0 R xhci_device_bulk_methods
+ffffffff826ed120 R xhci_device_isoc_methods
+ffffffff826ed150 R xhci_devd
+ffffffff826ed162 R xhci_confd
+ffffffff826ed16b R xhci_ifcd
+ffffffff826ed174 R xhci_endpd
+ffffffff826ed17b R xhci_endpcd
+ffffffff826ed181 R xhci_hubd
+ffffffff826f0000 R radio_ca
+ffffffff826f1000 R ipmi_ca
+ffffffff826f2000 R vscsi_ca
+ffffffff826f2028 R vscsi_switch
+ffffffff826f2050 R vscsi_filtops
+ffffffff826f3000 R mpath_ca
+ffffffff826f3028 R mpath_switch
+ffffffff826f4000 R softraid_ca
+ffffffff826f4028 R sr_switch
+ffffffff826f5000 r spdmem_basic_types
+ffffffff826f50a0 r spdmem_parity_types
+ffffffff826f50e0 r spdmem_ddr4_decode.ddr4_chipsize
+ffffffff826f6000 R kstat_rlock_ops
+ffffffff826f6010 R kstat_wlock_ops
+ffffffff826f6020 R kstat_mutex_ops
+ffffffff826f6030 R kstat_cpu_ops
+ffffffff826f6040 r kstat_id_tree_RBT_INFO
+ffffffff826f6058 R kstat_id_tree_RBT_TYPE
+ffffffff826f6060 r kstat_pv_tree_RBT_INFO
+ffffffff826f6078 R kstat_pv_tree_RBT_TYPE
+ffffffff826f6080 r kstat_nm_tree_RBT_INFO
+ffffffff826f6098 R kstat_nm_tree_RBT_TYPE
+ffffffff826f7000 r fuse_rd_filtops
+ffffffff826f8000 R fusefs_vfsops
+ffffffff826f8070 R fusefs_vars
+ffffffff826f9000 R fusefs_vops
+ffffffff826f9110 R fusefsread_filtops
+ffffffff826f9140 R fusefswrite_filtops
+ffffffff826f9170 R fusefsvnode_filtops
+ffffffff826fa000 r pf_state_tree_RBT_INFO
+ffffffff826fa018 R pf_state_tree_RBT_TYPE
+ffffffff826fa020 r pf_state_tree_id_RBT_INFO
+ffffffff826fa038 R pf_state_tree_id_RBT_TYPE
+ffffffff826fa040 r pf_translate_af.zero
+ffffffff826fb000 R hfsc_ops
+ffffffff826fb038 R ifq_hfsc_ops
+ffffffff826fb040 R hfsc_pf_ops
+ffffffff826fb088 R pfq_hfsc_ops
+ffffffff826fc000 r fqcodel_ops
+ffffffff826fc038 R ifq_fqcodel_ops
+ffffffff826fc040 r fqcodel_pf_ops
+ffffffff826fc088 R pfq_fqcodel_ops
+ffffffff826fc090 r codel_intervals
+ffffffff826fd000 R pfsync_acts
+ffffffff826fe000 R hotplugread_filtops
+ffffffff826ff000 R dtps_static
+ffffffff82700000 R db_show_all_cmds
+ffffffff82700180 R db_show_cmds
+ffffffff827004c0 R db_boot_cmds
+ffffffff827005a0 R db_command_table
+ffffffff82701000 R ddb_vars
+ffffffff82702000 R audio_ca
+ffffffff82702028 R audioctlread_filtops
+ffffffff82702058 R audiowrite_filtops
+ffffffff82702088 R audioread_filtops
+ffffffff82703000 R midi_ca
+ffffffff82703028 R midiwrite_filtops
+ffffffff82703058 R midiread_filtops
+ffffffff82704000 r mulawtolin16
+ffffffff82704200 r lintomulaw
+ffffffff82705000 R randomread_filtops
+ffffffff82705030 R randomwrite_filtops
+ffffffff82706000 R video_ca
+ffffffff82706028 R video_filtops
+ffffffff82707000 R cd9660_vfsops
+ffffffff82708000 R cd9660_vops
+ffffffff82708110 R cd9660_specvops
+ffffffff82708220 R cd9660_fifovops
+ffffffff82708330 R cd9660read_filtops
+ffffffff82708360 R cd9660write_filtops
+ffffffff82708390 R cd9660vnode_filtops
+ffffffff82709000 R udf_vfsops
+ffffffff8270a000 R udf_vops
+ffffffff8270a110 r mon_lens
+ffffffff8270b000 r month_days
+ffffffff8270c000 R execsw
+ffffffff8270d000 r shstrtab
+ffffffff8270e000 R copyright
+ffffffff8270e0c0 r initpaths
+ffffffff8270f000 R sysent
+ffffffff82711000 R bufq_impls
+ffffffff82712000 R kqueueops
+ffffffff82712038 R kqread_filtops
+ffffffff82712068 R proc_filtops
+ffffffff82712098 R file_filtops
+ffffffff827120c8 R timer_filtops
+ffffffff82712100 R sysfilt_ops
+ffffffff82712148 R seltrue_filtops
+ffffffff82712178 R dead_filtops
+ffffffff827121a8 R badfd_filtops
+ffffffff827121d8 r mutex_klistops
+ffffffff827121f0 r rwlock_klistops
+ffffffff82713000 R kv_exec
+ffffffff82714000 R addrmask
+ffffffff82715000 r rw_ops
+ffffffff82716000 r proc_printit.pstat
+ffffffff82717000 R pledge_syscalls
+ffffffff82717a60 r pledgenames
+ffffffff82717cb0 r pledgereq
+ffffffff82718000 r unvname_rbt_RBT_INFO
+ffffffff82718018 R unvname_rbt_RBT_TYPE
+ffffffff82719000 R sig_filtops
+ffffffff82719030 R sigprop
+ffffffff8271a000 R kern_vars
+ffffffff8271a2f0 R hw_vars
+ffffffff8271b000 R tc_vars
+ffffffff8271c000 r sys_gettimeofday.zerotz
+ffffffff8271d000 r taskq_sys_name
+ffffffff8271d006 r taskq_sys_mp_name
+ffffffff8271d010 R systq
+ffffffff8271d018 R systqmp
+ffffffff8271f000 r gpt_get_fstype.gpt_uuid_openbsd
+ffffffff8271f010 r gpt_get_fstype.gpt_uuid_msdos
+ffffffff8271f020 r gpt_get_fstype.gpt_uuid_chromerootfs
+ffffffff8271f030 r gpt_get_fstype.gpt_uuid_linux
+ffffffff8271f040 r gpt_get_fstype.gpt_uuid_hfs
+ffffffff8271f050 r gpt_get_fstype.gpt_uuid_unused
+ffffffff8271f060 r gpt_get_fstype.gpt_uuid_efi_system
+ffffffff8271f070 r gpt_get_fstype.gpt_uuid_bios_boot
+ffffffff82720000 r hiballoc_addr_RBT_INFO
+ffffffff82720018 R hiballoc_addr_RBT_TYPE
+ffffffff82721000 R logread_filtops
+ffffffff82722000 r phtree_RBT_INFO
+ffffffff82722018 R phtree_RBT_TYPE
+ffffffff82722020 r pool_lock_ops_rw
+ffffffff82722058 r pool_lock_ops_mtx
+ffffffff82723000 r pselregister.evf
+ffffffff8272300c r pselregister.evff
+ffffffff82724000 R pipe_rfiltops
+ffffffff82724030 R pipe_wfiltops
+ffffffff82724060 R pipe_efiltops
+ffffffff82724090 r pipeops
+ffffffff82725000 R socketops
+ffffffff82726000 R sysvsem_vars
+ffffffff82727000 R char_type
+ffffffff82727100 R ttyread_filtops
+ffffffff82727130 R ttywrite_filtops
+ffffffff82727160 R ttyexcept_filtops
+ffffffff82728000 R ptcread_filtops
+ffffffff82728030 R ptcwrite_filtops
+ffffffff82728060 R ptcexcept_filtops
+ffffffff8272a000 R domains
+ffffffff8272b000 R unixdomain
+ffffffff8272b050 R unixsw
+ffffffff8272c000 R solisten_filtops
+ffffffff8272c030 R soread_filtops
+ffffffff8272c060 R sowrite_filtops
+ffffffff8272c090 R soexcept_filtops
+ffffffff8272c0c0 R socket_klistops
+ffffffff8272d000 R sun_noname
+ffffffff8272d010 R uipc_usrreqs
+ffffffff8272d0b0 R uipc_dgram_usrreqs
+ffffffff8272d150 R unpstctl_vars
+ffffffff8272d180 R unpsqctl_vars
+ffffffff8272d1b0 R unpdgctl_vars
+ffffffff8272e000 r namecache_rb_cache_RBT_INFO
+ffffffff8272e018 R namecache_rb_cache_RBT_TYPE
+ffffffff8272f000 R generic_filtops
+ffffffff82730000 r buf_rb_bufs_RBT_INFO
+ffffffff82730018 R buf_rb_bufs_RBT_TYPE
+ffffffff82730020 r typename
+ffffffff82731000 R sync_vops
+ffffffff82732000 R vnops
+ffffffff82733000 R spec_vops
+ffffffff82734000 R dead_vops
+ffffffff82735000 R fifo_vops
+ffffffff82735110 R fiforead_filtops
+ffffffff82735140 R fifowrite_filtops
+ffffffff82735170 R fifoexcept_filtops
+ffffffff82736000 R regyear
+ffffffff82736020 R leapyear
+ffffffff82736040 r dos2unix
+ffffffff82736140 r u2l
+ffffffff82736240 r unix2dos
+ffffffff82737008 R msdosfs_vfsops
+ffffffff82738000 R msdosfs_vops
+ffffffff82738110 R msdosfsread_filtops
+ffffffff82738140 R msdosfswrite_filtops
+ffffffff82738170 R msdosfsvnode_filtops
+ffffffff82739000 r _utf_count
+ffffffff8273a000 R ntfs_vfsops
+ffffffff8273b000 R ntfs_vops
+ffffffff8273c000 R bpfread_filtops
+ffffffff8273c030 R bpf_mbuf_ops
+ffffffff8273d000 r bpf_mem_ops
+ffffffff8273e000 R priq_ops
+ffffffff8273e038 R ifq_priq_ops
+ffffffff8273e040 r ifq_kstat_tpl
+ffffffff8273e158 r ifiq_kstat_tpl
+ffffffff8273f000 r ether_crc32_le_update.crctab
+ffffffff8273f040 r ether_crc32_be_update.crctab
+ffffffff82740000 r lcp
+ffffffff82740078 r ipcp
+ffffffff827400f0 r ipv6cp
+ffffffff82740168 r chap
+ffffffff827401e0 r pap
+ffffffff82741000 R ifmedia_baudrate_descriptions
+ffffffff82742000 r fcstab
+ffffffff82744000 R tunread_filtops
+ffffffff82744030 R tunwrite_filtops
+ffffffff82745000 R bridge_brport
+ffffffff82746000 R bstp_etheraddr
+ffffffff82747000 r eb_tree_RBT_INFO
+ffffffff82747018 R eb_tree_RBT_TYPE
+ffffffff82748000 r veb_etherbridge_ops
+ffffffff82748028 r veb_pf_ipv4
+ffffffff82748040 r veb_pf_ipv6
+ffffffff82749000 r pipex_pppoe_padding
+ffffffff8274a000 r rn_addmask.normal_chars
+ffffffff8274b000 R route_src
+ffffffff8274b010 R route_usrreqs
+ffffffff8274b0b0 R routedomain
+ffffffff8274b100 R routesw
+ffffffff8274c000 R gre_vars
+ffffffff8274c030 r mgre_tree_RBT_INFO
+ffffffff8274c048 R mgre_tree_RBT_TYPE
+ffffffff8274c050 r egre_tree_RBT_INFO
+ffffffff8274c068 R egre_tree_RBT_TYPE
+ffffffff8274c070 r nvgre_ucast_tree_RBT_INFO
+ffffffff8274c088 R nvgre_ucast_tree_RBT_TYPE
+ffffffff8274c090 r nvgre_mcast_tree_RBT_INFO
+ffffffff8274c0a8 R nvgre_mcast_tree_RBT_TYPE
+ffffffff8274c0b0 r eoip_tree_RBT_INFO
+ffffffff8274c0c8 R eoip_tree_RBT_TYPE
+ffffffff8274c0d0 r nvgre_etherbridge_ops
+ffffffff8274d000 r trunk_protos
+ffffffff8274e000 R ethermulticastaddr_slowprotocols
+ffffffff8274e006 R lacp_info_tlv_template
+ffffffff8274e00e R marker_info_tlv_template
+ffffffff8274e012 R marker_response_tlv_template
+ffffffff8274e020 R lacp_timer_funcs
+ffffffff8274f000 r lacp_rxm_state_names
+ffffffff8274f040 r lacp_rxm_event_names
+ffffffff8274f090 r aggr_port_selected_names
+ffffffff8274f0b0 r lacp_mux_state_names
+ffffffff8274f0e0 r lacp_mux_event_names
+ffffffff8274f128 r lacp_address_slow
+ffffffff82750000 r tpmr_pf_ipv4
+ffffffff82750018 r tpmr_pf_ipv6
+ffffffff82751000 r bpe_tree_RBT_INFO
+ffffffff82751018 R bpe_tree_RBT_TYPE
+ffffffff82751020 r bpe_etherbridge_ops
+ffffffff82752000 R pppx_rd_filtops
+ffffffff82752030 R pppx_wr_filtops
+ffffffff82752060 r pppx_ifs_RBT_INFO
+ffffffff82752078 R pppx_ifs_RBT_TYPE
+ffffffff82752080 r pppac_rd_filtops
+ffffffff827520b0 r pppac_wr_filtops
+ffffffff82753000 r vxlan_peers_RBT_INFO
+ffffffff82753018 R vxlan_peers_RBT_TYPE
+ffffffff82753020 r vxlan_etherbridge_ops
+ffffffff82754000 R stoeplitz_cache
+ffffffff82755000 R ieee80211_std_rateset_11a
+ffffffff82755010 R ieee80211_std_rateset_11b
+ffffffff82755020 R ieee80211_std_rateset_11g
+ffffffff82755030 R ieee80211_std_ratesets_11n
+ffffffff827553b0 R ieee80211_std_ratesets_11ac
+ffffffff827556b0 r ieee80211_setbasicrates.basic
+ffffffff82755710 r ieee80211_setmode.chanflags
+ffffffff82755730 r ieee80211_rate2media.rates
+ffffffff827558c0 r ieee80211_media2rate.ieeerates
+ffffffff82756000 r Sbox
+ffffffff82758000 r ieee80211_ioctl.empty_macaddr
+ffffffff82759000 r ieee80211_find_rxnode.zero
+ffffffff82759008 r ieee80211_tree_RBT_INFO
+ffffffff82759020 R ieee80211_tree_RBT_TYPE
+ffffffff82759028 r ieee80211_ess_tree_RBT_INFO
+ffffffff82759040 R ieee80211_ess_tree_RBT_TYPE
+ffffffff82759048 r ieee80211_do_slow_print.merge_print_intvl
+ffffffff8275a020 R ieee80211_edca_table
+ffffffff8275a0e0 R ieee80211_qap_edca_table
+ffffffff8275b000 R ieee80211_mgt_subtype_name
+ffffffff8275b080 R ieee80211_state_name
+ffffffff8275b0b0 R ieee80211_phymode_name
+ffffffff8275c000 r ieee80211_r_ctry
+ffffffff8275cae0 r ieee80211_r_names
+ffffffff8275cf80 r ieee80211_r_map
+ffffffff8275e000 R zeroin_addr
+ffffffff8275f000 R inetdomain
+ffffffff8275f050 R inetsw
+ffffffff82760000 R divertctl_vars
+ffffffff82760030 R divert_usrreqs
+ffffffff82761000 R icmpctl_vars
+ffffffff82762000 R ipctl_vars
+ffffffff82762150 R inetctlerrmap
+ffffffff82763000 R rip_usrreqs
+ffffffff82764000 R tcp_timer_funcs
+ffffffff82765000 R tcp_usrreqs
+ffffffff827650a0 R tcp6_usrreqs
+ffffffff82765140 R tcpctl_vars
+ffffffff82766000 R udp_usrreqs
+ffffffff827660a0 R udp6_usrreqs
+ffffffff82766140 R udpctl_vars
+ffffffff82767000 R gre_usrreqs
+ffffffff82768000 r ipsec_ids_tree_RBT_INFO
+ffffffff82768018 R ipsec_ids_tree_RBT_TYPE
+ffffffff82768020 r ipsec_ids_flows_RBT_INFO
+ffffffff82768038 R ipsec_ids_flows_RBT_TYPE
+ffffffff82768040 R xformsw
+ffffffff82768158 R xformswNXFORMSW
+ffffffff82769000 R espctl_vars
+ffffffff82769050 R ahctl_vars
+ffffffff82769070 R ipcompctl_vars
+ffffffff82769090 R ipsecctl_vars
+ffffffff8276a000 R ipseczeroes
+ffffffff8276b000 r carp_set_state.carp_states
+ffffffff8276c000 r Rcon
+ffffffff8276d000 r Te2
+ffffffff8276d400 r Te3
+ffffffff8276d800 r Te0
+ffffffff8276dc00 r Te1
+ffffffff8276e000 r rcon
+ffffffff8276e030 r Td0
+ffffffff8276e430 r Td1
+ffffffff8276e830 r Td2
+ffffffff8276ec30 r Td3
+ffffffff8276f030 r Td4
+ffffffff82771000 r K256
+ffffffff82771100 r sha512_initial_hash_value
+ffffffff82771140 r K512
+ffffffff827713c0 r sha384_initial_hash_value
+ffffffff82772000 r Blowfish_initstate.initstate
+ffffffff82774000 r cast_sbox1
+ffffffff82774400 r cast_sbox2
+ffffffff82774800 r cast_sbox3
+ffffffff82774c00 r cast_sbox4
+ffffffff82775000 r cast_sbox5
+ffffffff82775400 r cast_sbox6
+ffffffff82775800 r cast_sbox7
+ffffffff82775c00 r cast_sbox8
+ffffffff82776000 r des_SPtrans
+ffffffff82777000 r des_skb
+ffffffff82777800 r odd_parity
+ffffffff82778000 R hmac_ipad_buffer
+ffffffff82778080 R hmac_opad_buffer
+ffffffff82779000 R enc_xform_3des
+ffffffff82779040 R enc_xform_blf
+ffffffff82779080 R enc_xform_cast5
+ffffffff827790c0 R enc_xform_aes
+ffffffff82779100 R enc_xform_aes_ctr
+ffffffff82779140 R enc_xform_aes_gcm
+ffffffff82779180 R enc_xform_aes_gmac
+ffffffff827791c0 R enc_xform_aes_xts
+ffffffff82779200 R enc_xform_chacha20_poly1305
+ffffffff82779240 R enc_xform_null
+ffffffff82779280 R auth_hash_hmac_md5_96
+ffffffff827792c8 R auth_hash_hmac_sha1_96
+ffffffff82779310 R auth_hash_hmac_ripemd_160_96
+ffffffff82779358 R auth_hash_hmac_sha2_256_128
+ffffffff827793a0 R auth_hash_hmac_sha2_384_192
+ffffffff827793e8 R auth_hash_hmac_sha2_512_256
+ffffffff82779430 R auth_hash_gmac_aes_128
+ffffffff82779478 R auth_hash_gmac_aes_192
+ffffffff827794c0 R auth_hash_gmac_aes_256
+ffffffff82779508 R auth_hash_chacha20_poly1305
+ffffffff82779550 R comp_algo_deflate
+ffffffff8277a000 r IV
+ffffffff8277b000 r idgen32_ftable
+ffffffff8277c000 r Chacha20_Poly1305_Update.zeroes
+ffffffff8277c010 r pad0
+ffffffff8277d000 r null_point
+ffffffff8277d020 r base_point
+ffffffff8277e000 R mplsdomain
+ffffffff8277f000 R mplsctl_vars
+ffffffff82780000 r nfs_nodetree_RBT_INFO
+ffffffff82780018 R nfs_nodetree_RBT_TYPE
+ffffffff82781000 r nfsread_filtops
+ffffffff82781030 r nfswrite_filtops
+ffffffff82781060 r nfsvnode_filtops
+ffffffff82782000 r nfsrv_v3errmap
+ffffffff827820b0 r nfsrv_v2errmap
+ffffffff82783000 R nfs_vfsops
+ffffffff82784000 R nfs_vops
+ffffffff82784110 R nfs_specvops
+ffffffff82784220 R nfs_fifovops
+ffffffff82785000 r fserr_interval
+ffffffff82786000 R around
+ffffffff82786030 R inside
+ffffffff82786060 R fragtbl124
+ffffffff82786160 R fragtbl8
+ffffffff82787000 R ffs_vfsops
+ffffffff82787070 R sbtry
+ffffffff82787080 R ffs_vars
+ffffffff82788000 R ffs_vops
+ffffffff82788110 R ffs_specvops
+ffffffff82788220 R ffs_fifovops
+ffffffff8278a000 R mfs_vfsops
+ffffffff8278b000 R mfs_vops
+ffffffff8278c000 r quotatypes
+ffffffff8278d000 R ufsread_filtops
+ffffffff8278d030 R ufswrite_filtops
+ffffffff8278d060 R ufsvnode_filtops
+ffffffff8278f000 R ext2fs_vfsops
+ffffffff8278f070 r incompat
+ffffffff82790000 R ext2fs_vops
+ffffffff82790110 R ext2fs_specvops
+ffffffff82790220 R ext2fs_fifovops
+ffffffff82791000 R uaddr_kernel_functions
+ffffffff82791030 R uaddr_rnd_functions
+ffffffff82791060 R uaddr_bestfit_functions
+ffffffff82791090 R uaddr_pivot_functions
+ffffffff827910c0 R uaddr_stack_brk_functions
+ffffffff827910f0 r uaddr_free_rbtree_RBT_INFO
+ffffffff82791108 R uaddr_free_rbtree_RBT_TYPE
+ffffffff82792000 R aobj_pager
+ffffffff82793000 R uvm_deviceops
+ffffffff82794000 R kv_any
+ffffffff82794018 R kv_intrsafe
+ffffffff82794030 R kv_page
+ffffffff82794048 R kp_dirty
+ffffffff82794070 R kp_dma
+ffffffff82794098 R kp_dma_contig
+ffffffff827940c0 R kp_dma_zero
+ffffffff827940e8 R kp_zero
+ffffffff82794110 R kp_pageable
+ffffffff82794138 R kp_none
+ffffffff82794160 R kd_waitok
+ffffffff82794178 R kd_nowait
+ffffffff82794190 R kd_trylock
+ffffffff82795000 R vmmapbsy
+ffffffff82795010 r page_flagbits
+ffffffff827950a8 r uvm_map_addr_RBT_INFO
+ffffffff827950c0 R uvm_map_addr_RBT_TYPE
+ffffffff82796000 R pmap_pager
+ffffffff82796048 R bufcache_pager
+ffffffff82797000 r uvm_objtree_RBT_INFO
+ffffffff82797018 R uvm_objtree_RBT_TYPE
+ffffffff82798000 r uvm_pmr_addr_RBT_INFO
+ffffffff82798018 R uvm_pmr_addr_RBT_TYPE
+ffffffff82798020 r uvm_pmr_size_RBT_INFO
+ffffffff82798038 R uvm_pmr_size_RBT_TYPE
+ffffffff82798040 r uvm_pmemrange_addr_RBT_INFO
+ffffffff82798058 R uvm_pmemrange_addr_RBT_TYPE
+ffffffff82799000 R uvm_vnodeops
+ffffffff82799048 r uvn_flush.interval
+ffffffff8279a000 R zeroin6_addr
+ffffffff8279b000 R in6addr_any
+ffffffff8279b010 R in6addr_loopback
+ffffffff8279b020 R in6addr_intfacelocal_allnodes
+ffffffff8279b030 R in6addr_linklocal_allnodes
+ffffffff8279b040 R in6addr_linklocal_allrouters
+ffffffff8279b050 R in6mask0
+ffffffff8279b060 R in6mask32
+ffffffff8279b070 R in6mask64
+ffffffff8279b080 R in6mask96
+ffffffff8279b090 R in6mask128
+ffffffff8279b0a0 R sa6_any
+ffffffff8279c000 R divert6ctl_vars
+ffffffff8279c030 R divert6_usrreqs
+ffffffff8279d000 R inet6domain
+ffffffff8279d050 R inet6sw
+ffffffff8279e000 R icmpv6ctl_vars
+ffffffff8279f000 R inet6ctlerrmap
+ffffffff8279f020 R ipv6ctl_vars
+ffffffff827a0000 R rip6_usrreqs
+ffffffff827a1000 R pfkey_addr
+ffffffff827a1010 R pfkeyv2_usrreqs
+ffffffff827a10b0 R pfkeydomain
+ffffffff827a1100 R pfkeysw
+ffffffff827a1160 r ealgs
+ffffffff827a1190 r aalgs
+ffffffff827a11c0 r calgs
+ffffffff827a2000 R sadb_exts_allowed_out
+ffffffff827a2090 R sadb_exts_required_out
+ffffffff827a4000 r opc82_byte_operation
+ffffffff827a4040 r opc83_long_operation
+ffffffff827a4080 r opc83_word_operation
+ffffffff827a40c0 r opcD0_byte_operation
+ffffffff827a4100 r opcD1_long_operation
+ffffffff827a4140 r opcD1_word_operation
+ffffffff827a5000 r crc_table
+ffffffff827a5400 r crc_braid_table
+ffffffff827a7400 r x2n_table
+ffffffff827a8000 r inflateBack.order
 ffffffff827a8030 r fixedtables.lenfix
 ffffffff827a8830 r fixedtables.distfix
-ffffffff827a9000 r inflate_table.lbase
-ffffffff827a9040 r inflate_table.lext
-ffffffff827a9080 r inflate_table.dbase
-ffffffff827a90c0 r inflate_table.dext
-ffffffff827aa000 r configuration_table
-ffffffff827ab000 R z_errmsg
-ffffffff827ac000 R _dist_code
-ffffffff827ac200 R _length_code
-ffffffff827ac300 r static_l_desc
-ffffffff827ac320 r static_d_desc
-ffffffff827ac340 r static_bl_desc
-ffffffff827ac360 r static_ltree
-ffffffff827ac7e0 r static_dtree
-ffffffff827ac860 r extra_lbits
-ffffffff827ac8e0 r extra_dbits
-ffffffff827ac960 r extra_blbits
-ffffffff827ac9b0 r bl_order
-ffffffff827ac9d0 r base_length
-ffffffff827aca50 r base_dist
-ffffffff827ad000 R nam2blk
-ffffffff827ae000 R chrtoblktbl
-ffffffff827ae0c0 R nchrtoblktbl
-ffffffff827af000 R cpuctl_vars
-ffffffff827b1000 R cpu_cpuid_features
-ffffffff827b11d0 R cpu_ecpuid_features
-ffffffff827b1260 R cpu_cpuid_ecxfeatures
-ffffffff827b1450 R cpu_ecpuid_ecxfeatures
-ffffffff827b15d0 R cpu_seff0_ebxfeatures
-ffffffff827b17a0 R cpu_seff0_ecxfeatures
-ffffffff827b1800 R cpu_seff0_edxfeatures
-ffffffff827b18a0 R cpu_tpm_eaxfeatures
-ffffffff827b18c0 R cpu_cpuid_perf_eax
-ffffffff827b18d0 R cpu_cpuid_apmi_edx
-ffffffff827b18e0 R cpu_amdspec_ebxfeatures
-ffffffff827b1940 R cpu_xsave_extfeatures
-ffffffff827b2000 R sigcode
-ffffffff827b2016 R sigcoderet
-ffffffff827b2038 R esigcode
-ffffffff827b2038 R sigfill
-ffffffff827b2039 R sigfillsiz
-ffffffff827b2039 r esigfill
-ffffffff827b203d r bogus_proc_pmap
-ffffffff827b2070 r spl_lowered
-ffffffff827b20a6 r intr_spl_lowered
-ffffffff827b2113 R _xrstor
-ffffffff827b2117 R _xsave
-ffffffff827b211b R _xsaveopt
-ffffffff827b211f R _pcid_set_reuse
-ffffffff827b4000 r cpurevs
-ffffffff827b416c r amd64_errata_set5
-ffffffff827b416e r amd64_errata_set1
-ffffffff827b4180 r amd64_errata_set8
-ffffffff827b419f r amd64_errata_set6
-ffffffff827b41a4 r amd64_errata_set7
-ffffffff827b41ac r amd64_errata_set3
-ffffffff827b41af r amd64_errata_set2
-ffffffff827b41b8 r amd64_errata_set9
-ffffffff827b5000 R ptp_masks
-ffffffff827b5020 R ptp_shifts
-ffffffff827b5030 R nkptpmax
-ffffffff827b5050 R nbpd
-ffffffff827b5070 R normal_pdes
-ffffffff827b6000 R trap_type
-ffffffff827b60b0 R trap_types
-ffffffff827b7000 r x86fpflags_to_siginfo.x86fp_siginfo_table
-ffffffff827b8000 R x86_soft_intr_to_ssir
-ffffffff827ba000 R Xexceptions
-ffffffff827ba100 r spl_lowered
-ffffffff827ba12d R i8259_stubs
-ffffffff827ba2ad R ioapic_edge_stubs
-ffffffff827ba8ad R ioapic_level_stubs
-ffffffff827bb000 R _stac
-ffffffff827bb003 R _clac
-ffffffff827bc000 R x86_bus_space_io_ops
-ffffffff827bc130 R x86_bus_space_mem_ops
-ffffffff827bd000 ? cpu_spinup_trampoline
-ffffffff827bd0b6 R cpu_spinup_trampoline_end
-ffffffff827bd0b6 R mp_tramp_data_start
-ffffffff827bd0fc R mp_tramp_data_end
-ffffffff827bf000 R db_acpi_cmds
-ffffffff827bf0a0 R db_machine_command_table
-ffffffff827c0000 r i8254_delay.delaytab
-ffffffff827c1000 R rasops_cmap
-ffffffff827c2000 r reverse
-ffffffff827c2100 r ibm437_level1
-ffffffff827c2230 r ibm437_level2_0
-ffffffff827c2248 r ibm437_level2_1
-ffffffff827c2260 r ibm437_level2_3
-ffffffff827c2278 r ibm437_level2_32
-ffffffff827c2290 r ibm437_level2_34
-ffffffff827c22a8 r ibm437_level2_35
-ffffffff827c22c0 r ibm437_level2_37
-ffffffff827c22e0 r ibm437_chars_0
-ffffffff827c23e0 r ibm437_chars_1
-ffffffff827c23f0 r ibm437_chars_3
-ffffffff827c2430 r ibm437_chars_32
-ffffffff827c2460 r ibm437_chars_34
-ffffffff827c24d0 r ibm437_chars_35
-ffffffff827c24f0 r ibm437_chars_37
-ffffffff827c3000 R mii_media_table
-ffffffff827c4000 R nsphy_ca
-ffffffff827c4028 R nsphy_funcs
-ffffffff827c4040 r nsphys
-ffffffff827c5000 R nsphyter_ca
-ffffffff827c5028 R nsphyter_funcs
-ffffffff827c5040 r nsphyterphys
-ffffffff827c6000 R gentbi_ca
-ffffffff827c6028 R gentbi_funcs
-ffffffff827c7000 R qsphy_ca
-ffffffff827c7028 R qsphy_funcs
-ffffffff827c7040 r qsphys
-ffffffff827c8000 R inphy_ca
-ffffffff827c8028 R inphy_funcs
-ffffffff827c8040 r inphys
-ffffffff827c9000 R iophy_ca
-ffffffff827c9028 R iophy_funcs
-ffffffff827c9040 r iophys
-ffffffff827ca000 R eephy_ca
-ffffffff827ca028 R eephy_funcs
-ffffffff827ca040 r eephys
-ffffffff827cb000 R exphy_ca
-ffffffff827cb028 R exphy_funcs
-ffffffff827cc000 R rlphy_ca
-ffffffff827cc028 R rlphy_funcs
-ffffffff827cc040 r rlphys
-ffffffff827cd000 R lxtphy_ca
-ffffffff827cd028 R lxtphy_funcs
-ffffffff827cd040 R lxtphy971_funcs
-ffffffff827cd060 r lxtphys
-ffffffff827ce000 R luphy_ca
-ffffffff827ce028 R luphy_funcs
-ffffffff827ce040 r luphys
-ffffffff827cf000 R mtdphy_ca
-ffffffff827cf028 R mtdphy_funcs
-ffffffff827cf040 r mtdphys
-ffffffff827d0000 R icsphy_ca
-ffffffff827d0028 R icsphy_funcs
-ffffffff827d0040 r icsphys
-ffffffff827d1000 R sqphy_ca
-ffffffff827d1028 R sqphy_funcs
-ffffffff827d1040 r sqphys
-ffffffff827d2000 R tqphy_ca
-ffffffff827d2028 R tqphy_funcs
-ffffffff827d2040 r tqphys
-ffffffff827d3000 R ukphy_ca
-ffffffff827d3028 R ukphy_funcs
-ffffffff827d4000 R dcphy_ca
-ffffffff827d4028 R dcphy_funcs
-ffffffff827d5000 R bmtphy_ca
-ffffffff827d5028 R bmtphy_funcs
-ffffffff827d5040 r bmtphys
-ffffffff827d6000 R brgphy_ca
-ffffffff827d6028 R brgphy_copper_funcs
-ffffffff827d6040 R brgphy_fiber_funcs
-ffffffff827d6058 R brgphy_5708s_funcs
-ffffffff827d6070 R brgphy_5709s_funcs
-ffffffff827d6090 r brgphys
-ffffffff827d6300 r brgphy_bcm5401_dspcode.dspcode
-ffffffff827d7000 R xmphy_ca
-ffffffff827d7028 R xmphy_funcs
-ffffffff827d7040 r xmphys
-ffffffff827d8000 R amphy_ca
-ffffffff827d8028 R amphy_funcs
-ffffffff827d8040 r amphys
-ffffffff827d9000 R acphy_ca
-ffffffff827d9028 R acphy_funcs
-ffffffff827d9040 r acphys
-ffffffff827da000 R nsgphy_ca
-ffffffff827da028 R nsgphy_funcs
-ffffffff827da040 r nsgphys
-ffffffff827db000 R urlphy_ca
-ffffffff827db028 R urlphy_funcs
-ffffffff827dc000 R rgephy_ca
-ffffffff827dc028 R rgephy_funcs
-ffffffff827dc040 r rgephys
-ffffffff827dd000 R ciphy_ca
-ffffffff827dd028 R ciphy_funcs
-ffffffff827dd040 r ciphys
-ffffffff827de000 R ipgphy_ca
-ffffffff827de028 R ipgphy_funcs
-ffffffff827de040 r ipgphys
-ffffffff827df000 R etphy_funcs
-ffffffff827df018 R etphy_ca
-ffffffff827df040 r etphys
-ffffffff827df060 r etphy_dspcode
-ffffffff827e0000 R jmphy_funcs
-ffffffff827e0018 R jmphy_ca
-ffffffff827e0040 r jmphys
-ffffffff827e1000 R atphy_funcs
-ffffffff827e1018 R atphy_ca
-ffffffff827e1040 r atphys
-ffffffff827e2000 r sense_keys
-ffffffff827e2080 r adesc
-ffffffff827e5000 R scsi_readsafe_cmd
-ffffffff827e6000 R scsibus_ca
-ffffffff827e6030 R scsi_quirk_patterns
-ffffffff827e7000 R cd_ca
-ffffffff827e7030 R cd_patterns
-ffffffff827e8000 R ch_ca
-ffffffff827e8030 R ch_patterns
-ffffffff827e9000 R sd_ca
-ffffffff827e9030 R sd_patterns
-ffffffff827ea000 R st_quirk_patterns
-ffffffff827ea210 R st_ca
-ffffffff827ea240 R st_patterns
-ffffffff827eb000 R uk_ca
-ffffffff827ec000 R safte_ca
-ffffffff827ed000 R ses_ca
-ffffffff827ee000 R sym_ca
-ffffffff827ee028 R sym_mpath_sym_ops
-ffffffff827ee048 R sym_mpath_asym_ops
-ffffffff827ef000 R rdac_ca
-ffffffff827ef028 R rdac_mpath_ops
-ffffffff827f0000 R emc_ca
-ffffffff827f0028 R emc_mpath_ops
-ffffffff827f1000 R hds_ca
-ffffffff827f1028 R hds_mpath_ops
-ffffffff827f2000 R atapiscsi_ca
-ffffffff827f2028 r atapiscsi_switch
-ffffffff827f3000 R wd_ca
-ffffffff827f4000 R atascsi_switch
-ffffffff827f5000 R mainbus_ca
-ffffffff827f6000 R bios_ca
-ffffffff827f7000 R mpbios_ca
-ffffffff827f7030 r loc_where
-ffffffff827f8000 R mpbios_icu_table
-ffffffff827f9000 R cpu_ca
-ffffffff827fa000 R lapic_timer_intrclock
-ffffffff827fb000 R ioapic_ca
-ffffffff827fc000 R efifb_ca
-ffffffff827fc028 R efifb_screen_list
-ffffffff827fd000 R pvbus_ca
-ffffffff827fe000 R pvclock_ca
-ffffffff827ff000 R vmt_ca
-ffffffff82800000 R xen_ca
-ffffffff82801000 R xs_errors
-ffffffff82802000 R xnf_ca
-ffffffff82803000 R xbf_ca
-ffffffff82803028 R xbf_switch
-ffffffff82804000 R hyperv_ca
-ffffffff82804028 R hv_guid_network
-ffffffff82804038 R hv_guid_ide
-ffffffff82804048 R hv_guid_scsi
-ffffffff82804058 R hv_guid_shutdown
-ffffffff82804068 R hv_guid_timesync
-ffffffff82804078 R hv_guid_heartbeat
-ffffffff82804088 R hv_guid_kvp
-ffffffff82805000 r kvp_pools
-ffffffff82806000 R hvn_ca
-ffffffff82807000 R hvs_ca
-ffffffff82807028 R hvs_switch
-ffffffff82808000 r virtio_device_name
-ffffffff82809000 R vio_ca
-ffffffff82809030 r virtio_net_feature_names
-ffffffff8280a000 R vioblk_ca
-ffffffff8280a028 R vioblk_switch
-ffffffff8280b000 R viomb_ca
-ffffffff8280b030 r viomb_feature_names
-ffffffff8280c000 R viornd_ca
-ffffffff8280d000 R vioscsi_ca
-ffffffff8280d028 R vioscsi_switch
-ffffffff8280d050 R vioscsi_vq_names
-ffffffff8280e000 R vmmci_ca
-ffffffff8280f000 R pci_ca
-ffffffff82810000 r pci_quirks
-ffffffff82811000 R pci_subclass_prehistoric
-ffffffff82811050 R pci_subclass_mass_storage
-ffffffff82811160 R pci_subclass_network
-ffffffff82811250 R pci_subclass_display
-ffffffff828112d0 R pci_subclass_multimedia
-ffffffff82811360 R pci_subclass_memory
-ffffffff828113c0 R pci_subclass_bridge
-ffffffff82811510 R pci_subclass_communications
-ffffffff828115d0 R pci_subclass_system
-ffffffff828116c0 R pci_subclass_input
-ffffffff82811770 R pci_subclass_dock
-ffffffff828117c0 R pci_subclass_processor
-ffffffff82811880 R pci_subclass_serialbus
-ffffffff82811990 R pci_subclass_wireless
-ffffffff82811a70 R pci_subclass_i2o
-ffffffff82811aa0 R pci_subclass_satcom
-ffffffff82811b20 R pci_subclass_crypto
-ffffffff82811b80 R pci_subclass_dasp
-ffffffff82811c10 R pci_class
-ffffffff82811e20 r pci_known_vendors
-ffffffff828133c0 r pci_known_products
-ffffffff82836000 R vga_pci_ca
-ffffffff82836030 r vga_devs
-ffffffff82837000 R ahc_pci_ident_table
-ffffffff828375d0 R ahc_pci_ca
-ffffffff82838000 R ahd_pci_ident_table
-ffffffff82838198 R ahd_num_pci_devs
-ffffffff828381a0 R ahd_pci_ca
-ffffffff828381d0 r pci_bus_modes
-ffffffff82838210 r pci_status_strings
-ffffffff82838250 r pci_status_source
-ffffffff82838290 r split_status_strings
-ffffffff82839000 R adw_pci_ca
-ffffffff82839028 R adw_pci_devices
-ffffffff8283a000 r adw_3550_Default_EEPROM
-ffffffff8283a080 r adw_38C0800_Default_EEPROM
-ffffffff8283a100 r adw_38C1600_Default_EEPROM
-ffffffff8283b000 R adw_asc3550_mcode
-ffffffff8283c3a0 R adw_asc3550_mcode_data
-ffffffff8283c3b0 R adw_asc38C0800_mcode
-ffffffff8283d888 R adw_asc38C0800_mcode_data
-ffffffff8283d8a0 R adw_asc38C1600_mcode
-ffffffff8283f160 R adw_asc38C1600_mcode_data
-ffffffff82840000 R twe_pci_ca
-ffffffff82840028 R twe_pci_devices
-ffffffff82841000 R arc_ca
-ffffffff82841028 R arc_switch
-ffffffff82841050 r arc_devices
-ffffffff82841190 r arc_intel
-ffffffff82841198 r arc_marvell
-ffffffff828411a0 r arc_lsi
-ffffffff828411a8 r arc_marvell2
-ffffffff82842000 R jmb_ca
-ffffffff82842030 r jmb_devices
-ffffffff82843000 R ahci_pci_ca
-ffffffff82843028 R ahci_jmb_ca
-ffffffff82843050 r ahci_devices
-ffffffff82844000 R nvme_pci_ca
-ffffffff82844028 r nvme_msi_blacklist
-ffffffff82845000 R ami_pci_ca
-ffffffff82845030 r ami_pci_subsys
-ffffffff82845270 r ami_pci_vendors
-ffffffff82846000 R mfi_pci_ca
-ffffffff82846030 r mfi_pci_devices
-ffffffff82847000 R mfii_ca
-ffffffff82847028 R mfii_switch
-ffffffff82847050 R mfii_pd_switch
-ffffffff82847078 R mfii_iop_thunderbolt
-ffffffff82847088 R mfii_iop_25
-ffffffff82847098 R mfii_iop_35
-ffffffff828470b0 R mfii_devices
-ffffffff82847140 r mfi_bbu_indicators
-ffffffff82848000 R ips_ca
-ffffffff82848028 r ips_ids
-ffffffff82848040 r ips_chips
-ffffffff82848090 r ips_names
-ffffffff82848128 r ips_switch
-ffffffff82848150 r ips_pt_switch
-ffffffff82849000 R eap_ca
-ffffffff82849028 R eap1370_hw_if
-ffffffff828490e0 R eap1371_hw_if
-ffffffff82849198 R eap_midi_hw_if
-ffffffff828491d0 R eap_devices
-ffffffff8284a000 R auacer_pci_devices
-ffffffff8284a008 R auacer_ca
-ffffffff8284a030 R auacer_hw_if
-ffffffff8284b000 R auich_ca
-ffffffff8284b028 R auich_hw_if
-ffffffff8284b0e0 r auich_devices
-ffffffff8284c000 R azalia_ca
-ffffffff8284c028 R azalia_hw_if
-ffffffff8284c0e0 R azalia_pci_devices
-ffffffff8284c110 r pin_devices
-ffffffff8284c190 r line_colors
-ffffffff8284c210 r wtypes
-ffffffff8284d000 r azalia_codec_init_dolby_atmos.atmos_init
-ffffffff8284d050 r azalia_codec_init_dolby_atmos.atmos_v23_v25
-ffffffff8284e000 R envy_ca
-ffffffff8284e028 R envy_hw_if
-ffffffff8284e0e0 R envy_midi_hw_if
-ffffffff8284f000 R emuxki_devices
-ffffffff8284f010 R emu_ca
-ffffffff8284f038 R emuxki_hw_if
-ffffffff8284f0f0 r emuxki_recbuf_sz
-ffffffff8284f170 r emuxki_recsrc_szreg
-ffffffff8284f17c r emuxki_recsrc_bufaddrreg
-ffffffff8284f190 r emuxki_rate_to_pitch.logMagTable
-ffffffff8284f390 r emuxki_rate_to_pitch.logSlopeTable
-ffffffff82850000 R auixp_pci_devices
-ffffffff82850010 R auixp_ca
-ffffffff82850038 R auixp_hw_if
-ffffffff82851000 R clcs_ca
-ffffffff82851028 R cs4280_hw_if
-ffffffff828510e0 R cs4280_devices
-ffffffff82852000 R yds_ca
-ffffffff82852028 r yds_hw_if
-ffffffff828520e0 r yds_chip_capability_list
-ffffffff82852120 r yds_get_lpfk.lpfkt
-ffffffff82852160 r yds_get_lpfq.lpfqt
-ffffffff82853000 R auvia_ca
-ffffffff82853028 R auvia_hw_if
-ffffffff828530e0 R auvia_devices
-ffffffff828530f0 r auvia_set_params_sub.slottab
-ffffffff82854000 R gdt_pci_ca
-ffffffff82855000 R ciss_pci_ca
-ffffffff82855030 R ciss_pci_devices
-ffffffff82856000 R qlw_pci_ca
-ffffffff82856030 r qlw_devices
-ffffffff82856050 r isp_1040_risc_code
-ffffffff8285b9f0 r isp_1080_risc_code
-ffffffff82863470 r isp_12160_risc_code
-ffffffff8286b000 R qla_pci_ca
-ffffffff8286b030 r qla_devices
-ffffffff8286c000 R qle_ca
-ffffffff8286c028 R qle_switch
-ffffffff8286c050 r qle_devices
-ffffffff8286c070 r isp_2400_risc_code
-ffffffff8289ba50 r isp_2500_risc_code
-ffffffff828ce000 R mpi_pci_ca
-ffffffff828ce030 r mpi_devices
-ffffffff828cf000 R mpii_ca
-ffffffff828cf028 R mpii_switch
-ffffffff828cf050 r mpii_devices
-ffffffff828d0000 R sili_pci_ca
-ffffffff828d0030 r sili_devices
-ffffffff828d1000 R aq_devices
-ffffffff828d1060 R aq_products
-ffffffff828d11d0 R aq_fw1x_ops
-ffffffff828d11f8 R aq_fw2x_ops
-ffffffff828d1220 R aq2_fw_ops
-ffffffff828d1248 R aq_ca
-ffffffff828d2000 R de_ca
-ffffffff828d2030 r tulip_srom_conninfo
-ffffffff828d2120 r tulip_mii_phy_attrlist
-ffffffff828d21e0 r tulip_21140_znyx_zx34x_boardsw
-ffffffff828d2208 r tulip_21040_10baset_only_boardsw
-ffffffff828d2230 r tulip_21040_boardsw
-ffffffff828d2258 r tulip_2114x_isv_boardsw
-ffffffff828d2280 r tulip_21140_smc9332_boardsw
-ffffffff828d22a8 r tulip_21040_auibnc_only_boardsw
-ffffffff828d22d0 r tulip_21140_cogent_em100_boardsw
-ffffffff828d22f8 r tulip_21140_accton_boardsw
-ffffffff828d2320 r tulip_21140_eb_boardsw
-ffffffff828d2348 r tulip_21041_boardsw
-ffffffff828d2370 r tulip_srom_mediums
-ffffffff828d23c0 r tulip_read_macaddr.testpat
-ffffffff828d23d0 r tulip_vendors
-ffffffff828d2480 r tulip_media_to_ifmedia
-ffffffff828d24e0 r tulip_chipdescs
-ffffffff828d3000 R ep_pci_ca
-ffffffff828d3030 R ep_pci_devices
-ffffffff828d4000 R pcn_ca
-ffffffff828d4028 R pcn_devices
-ffffffff828d4030 r pcn_79c970_rcvfw
-ffffffff828d4050 r pcn_79c970_xmtsp
-ffffffff828d4070 r pcn_79c970_xmtfw
-ffffffff828d4090 r pcn_79c971_rcvfw
-ffffffff828d40b0 r pcn_79c971_xmtsp_sram
-ffffffff828d40d0 r pcn_79c971_xmtsp
-ffffffff828d40f0 r pcn_79c971_xmtfw
-ffffffff828d4110 r pcn_variants
-ffffffff828d5000 R siop_products
-ffffffff828d6000 R siop_pci_ca
-ffffffff828d7000 R rdcide_setup
-ffffffff828d7005 R rdcide_hold
-ffffffff828d700a R rdcide_udmatim
-ffffffff828d7010 R rdcide_udmaclk
-ffffffff828d7028 R default_product_desc
-ffffffff828d7040 R pciide_intel_products
-ffffffff828d7630 R pciide_amd_products
-ffffffff828d7690 R pciide_cmd_products
-ffffffff828d7730 R pciide_via_products
-ffffffff828d7810 R pciide_cypress_products
-ffffffff828d7820 R pciide_sis_products
-ffffffff828d7870 R pciide_natsemi_products
-ffffffff828d7890 R pciide_acer_products
-ffffffff828d78a0 R pciide_triones_products
-ffffffff828d78f0 R pciide_promise_products
-ffffffff828d7ac0 R pciide_acard_products
-ffffffff828d7b10 R pciide_serverworks_products
-ffffffff828d7bb0 R pciide_nvidia_products
-ffffffff828d7e80 R pciide_ite_products
-ffffffff828d7ea0 R pciide_ati_products
-ffffffff828d7f20 R pciide_jmicron_products
-ffffffff828d7f70 R pciide_phison_products
-ffffffff828d7f80 R pciide_rdc_products
-ffffffff828d7f90 R pciide_vendors
-ffffffff828d8140 R pciide_pci_ca
-ffffffff828d8168 R pciide_jmb_ca
-ffffffff828d8190 r piix_isp_dma
-ffffffff828d8193 r piix_rtc_dma
-ffffffff828d8196 r apollo_pio_set
-ffffffff828d819b r cmd0643_9_data_tim_pio
-ffffffff828d81a0 r cmd0643_9_data_tim_dma
-ffffffff828d81a3 r cmd680_channel_map.init_val
-ffffffff828d81b1 r cmd680_setup_channel.udma2_tbl
-ffffffff828d81b8 r cmd680_setup_channel.dma_tbl
-ffffffff828d81be r cmd680_setup_channel.pio_tbl
-ffffffff828d81d0 r satalink_ba5_regmap
-ffffffff828d8690 r sii3114_chansetup.channel_names
-ffffffff828d86b0 r cy_pio_pulse
-ffffffff828d86c0 r sis_udma133new_tim
-ffffffff828d86e0 r sis_pio133new_tim
-ffffffff828d86f4 r sis_dma133new_tim
-ffffffff828d8700 r sis_udma66_tim
-ffffffff828d8706 r sis_udma100new_tim
-ffffffff828d870c r sis_udma133old_tim
-ffffffff828d8713 r sis_pio_act
-ffffffff828d8718 r sis_pio_rec
-ffffffff828d871d r natsemi_pio_pulse
-ffffffff828d8722 r natsemi_pio_recover
-ffffffff828d8727 r natsemi_dma_pulse
-ffffffff828d872a r natsemi_dma_recover
-ffffffff828d8730 r scx200_udma33
-ffffffff828d873c r scx200_dma33
-ffffffff828d8750 r scx200_pio33
-ffffffff828d8778 r acer_udma
-ffffffff828d877e r acer_pio
-ffffffff828d8790 r hpt370_pio
-ffffffff828d87a4 r hpt370_dma
-ffffffff828d87b0 r hpt370_udma
-ffffffff828d87d0 r hpt372_pio
-ffffffff828d87e4 r hpt372_dma
-ffffffff828d87f0 r hpt372_udma
-ffffffff828d880c r hpt366_dma
-ffffffff828d8820 r hpt366_udma
-ffffffff828d8840 r hpt374_pio
-ffffffff828d8854 r hpt374_dma
-ffffffff828d8860 r hpt374_udma
-ffffffff828d887c r pdc2xx_pa
-ffffffff828d8881 r pdc2xx_pb
-ffffffff828d8886 r pdc2xx_dma_mb
-ffffffff828d8889 r pdc2xx_dma_mc
-ffffffff828d888c r pdc2xx_udma_mc
-ffffffff828d8892 r acard_act_udma
-ffffffff828d8899 r acard_rec_udma
-ffffffff828d88a0 r acard_udma_conf
-ffffffff828d88a7 r acard_act_dma
-ffffffff828d88aa r acard_rec_dma
-ffffffff828d88ad r acard_act_pio
-ffffffff828d88b2 r acard_rec_pio
-ffffffff828d88b7 r nforce_udma
-ffffffff828d88be r nforce_pio
-ffffffff828d88c3 r ixp_mdma_timings
-ffffffff828d88c6 r ixp_pio_timings
-ffffffff828d9000 R ppb_ca
-ffffffff828da000 R cy_pci_ca
-ffffffff828da030 R cy_pci_devices
-ffffffff828db000 R rl_pci_ca
-ffffffff828db030 R rl_pci_devices
-ffffffff828dc000 R re_pci_devices
-ffffffff828dc030 R re_pci_ca
-ffffffff828dd000 R vr_ca
-ffffffff828de000 R txp_ca
-ffffffff828de030 R txp_devices
-ffffffff828df000 r cards
-ffffffff828e0000 r format_params
-ffffffff828e01a0 r pixfmt_table
-ffffffff828e0320 r meteor_pixfmt_table
-ffffffff828e1000 R bktr_ca
-ffffffff828e1028 R bktr_hw_if
-ffffffff828e2000 r tuners
-ffffffff828e2170 r freqTable
-ffffffff828e2260 r nabcst
-ffffffff828e22a0 r irccable
-ffffffff828e2310 r hrccable
-ffffffff828e2380 r weurope
-ffffffff828e2420 r jpnbcst
-ffffffff828e2460 r jpncable
-ffffffff828e24c0 r xussr
-ffffffff828e2530 r australia
-ffffffff828e2590 r france
-ffffffff828e3000 R xl_pci_ca
-ffffffff828e3030 R xl_pci_devices
-ffffffff828e4000 R fxp_pci_ca
-ffffffff828e4030 R fxp_pci_devices
-ffffffff828e5000 R em_devices
-ffffffff828e52e0 R em_ca
-ffffffff828e5310 r em_counters
-ffffffff828e6000 r em_igp_cable_length_table
-ffffffff828e6100 r em_igp_2_cable_length_table
-ffffffff828e7000 R ixgb_devices
-ffffffff828e7010 R ixgb_ca
-ffffffff828e8000 R ixgbe_devices
-ffffffff828e80b8 R ix_ca
-ffffffff828e80e0 r ix_counters
-ffffffff828e83e0 r ix_rxq_kstats_tpl
-ffffffff828e8458 r ix_txq_kstats_tpl
-ffffffff828e9000 r ixgbe_mvals_base
-ffffffff828e9060 r ixgbe_mvals_X540
-ffffffff828e90c0 r ixgbe_mvals_X550
-ffffffff828e9120 r ixgbe_mvals_X550EM_x
-ffffffff828e9180 r ixgbe_mvals_X550EM_a
-ffffffff828ec000 R ixl_ca
-ffffffff828ec030 R ixl_port_counters
-ffffffff828ec2c0 R ixl_vsi_counters
-ffffffff828ec380 r ixl_devices
-ffffffff828ec4c0 r ixl_710
-ffffffff828ec4e8 r ixl_722
-ffffffff828ec510 r ixl_pf_aq_regs
-ffffffff828ec578 r ixl_710_decrepit
-ffffffff828ec5a0 r ixl_phy_type_map
-ffffffff828ec770 r ixl_speed_type_map
-ffffffff828ec7b0 r ixl_hmc_pack_rxq
-ffffffff828ec830 r ixl_hmc_pack_txq
-ffffffff828ec8a0 r ixl_sfp_ops
-ffffffff828ec8b8 r ixl_qsfp_ops
-ffffffff828ed000 R xge_ca
-ffffffff828ed028 R xge_devices
-ffffffff828ed030 r xge_fix_mac
-ffffffff828ed110 r xge_xena_dtx_cfg
-ffffffff828ed170 r xge_herc_dtx_cfg
-ffffffff828ee000 R thtc_ca
-ffffffff828ee028 R tht_ca
-ffffffff828ee050 r thtc_devices
-ffffffff828ee068 r tht_link_state.interval
-ffffffff828ef000 R myx_ca
-ffffffff828ef028 R myx_devices
-ffffffff828f0000 R oce_ca
-ffffffff828f0030 R oce_devices
-ffffffff828f1000 R dc_pci_ca
-ffffffff828f2000 R epic_pci_ca
-ffffffff828f2028 R epic_pci_devices
-ffffffff828f3000 R ti_pci_ca
-ffffffff828f3030 R ti_devices
-ffffffff828f4000 R ne_pci_ca
-ffffffff828f4030 R ne_pci_prod
-ffffffff828f5000 R gem_pci_ca
-ffffffff828f5030 R gem_pci_devices
-ffffffff828f5050 r gem_promhdr
-ffffffff828f5052 r gem_promdat
-ffffffff828f505a r gem_promdat2
-ffffffff828f6000 R cas_ca
-ffffffff828f6028 R cas_pci_devices
-ffffffff828f6030 r cas_promhdr
-ffffffff828f6032 r cas_promdat_sun
-ffffffff828f603a r cas_promdat_ns
-ffffffff828f6042 r cas_promdat2
-ffffffff828f7000 R sf_pci_ca
-ffffffff828f7028 R sf_pci_products
-ffffffff828f8000 R sis_ca
-ffffffff828f8028 R sis_devices
-ffffffff828f9000 R se_devices
-ffffffff828f9008 R se_ca
-ffffffff828fa000 R uhci_pci_ca
-ffffffff828fb000 R ohci_pci_ca
-ffffffff828fc000 R ehci_pci_ca
-ffffffff828fd000 R xhci_pci_ca
-ffffffff828fe000 R cbb_pci_ca
-ffffffff828fe028 r pccbb_pcmcia_do_io_map.pcic_iowidth
-ffffffff828ff000 R skc_devices
-ffffffff828ff030 R skc_ca
-ffffffff828ff058 R sk_ca
-ffffffff82900000 R mskc_devices
-ffffffff829000a8 R mskc_ca
-ffffffff829000d0 R msk_ca
-ffffffff82900100 r msk_mib
-ffffffff82901000 R puc_pci_ca
-ffffffff82902000 R puc_devs
-ffffffff82907000 R com_puc_ca
-ffffffff82907030 r puc_port_types
-ffffffff82908000 R lpt_puc_ca
-ffffffff82909000 R wi_pci_ca
-ffffffff82909030 r wi_pci_products
-ffffffff8290a000 R an_pci_ca
-ffffffff8290a030 R an_pci_devices
-ffffffff8290b000 R iwi_devices
-ffffffff8290b010 R iwi_ca
-ffffffff8290c000 R wpi_ca
-ffffffff8290c028 r wpi_devices
-ffffffff8290c030 r wpi_rates
-ffffffff8290c050 r wpi_rf_gain_5ghz
-ffffffff8290c0a0 r wpi_dsp_gain_5ghz
-ffffffff8290c0f0 r wpi_rf_gain_2ghz
-ffffffff8290c140 r wpi_dsp_gain_2ghz
-ffffffff8290c190 r wpi_pmgt
-ffffffff8290c310 r wpi_bands
-ffffffff8290d000 R iwn_mcs2ridx
-ffffffff8290d020 R iwn_ca
-ffffffff8290d050 r iwn_devices
-ffffffff8290d0e8 r iwn4965_sensitivity_limits
-ffffffff8290d124 r iwn5000_sensitivity_limits
-ffffffff8290d160 r iwn5150_sensitivity_limits
-ffffffff8290d19c r iwn1000_sensitivity_limits
-ffffffff8290d1d8 r iwn6000_sensitivity_limits
-ffffffff8290d214 r iwn2000_sensitivity_limits
-ffffffff8290d250 r iwn_fw_errmsg
-ffffffff8290d340 r iwn4965_set_txpower.tdiv
-ffffffff8290d360 r iwn4965_rf_gain_5ghz
-ffffffff8290d3d0 r iwn4965_dsp_gain_5ghz
-ffffffff8290d440 r iwn4965_dsp_gain_2ghz
-ffffffff8290d4b0 r iwn_pmgt
-ffffffff8290d6f0 r iwn4965_post_alive.qid2fifo
-ffffffff8290d700 r iwn_bands
-ffffffff8290d770 r iwn_rates
-ffffffff8290d820 r iwn4965_rf_gain_2ghz
-ffffffff8290e000 R iwm_nvm_channels
-ffffffff8290e030 R iwm_nvm_channels_8000
-ffffffff8290e070 R iwm_rates
-ffffffff8290e0d0 R iwm_ht_mcs2ridx
-ffffffff8290e110 R iwm_tid_to_ac
-ffffffff8290e118 R iwm_ac_to_tx_fifo
-ffffffff8290e120 R iwm_nvm_to_read
-ffffffff8290e144 r iwm_set_hw_address_8000.reserved_mac
-ffffffff8290e180 r iwm_sf_full_timeout
-ffffffff8290e1b0 r iwm_sf_full_timeout_def
-ffffffff8290e1e0 r advanced_lookup
-ffffffff8290e320 r iwm_devices
-ffffffff8290e360 R iwm_ca
-ffffffff8290f000 R iwx_9560_quz_a0_jf_b0_cfg
-ffffffff8290f020 R iwx_9560_qu_c0_jf_b0_cfg
-ffffffff8290f040 R iwx_qu_b0_hr1_b0
-ffffffff8290f060 R iwx_qu_b0_hr_b0
-ffffffff8290f080 R iwx_ax201_cfg_qu_hr
-ffffffff8290f0a0 R iwx_qu_c0_hr1_b0
-ffffffff8290f0c0 R iwx_qu_c0_hr_b0
-ffffffff8290f0e0 R iwx_ax201_cfg_qu_c0_hr_b0
-ffffffff8290f100 R iwx_quz_a0_hr1_b0
-ffffffff8290f120 R iwx_ax201_cfg_quz_hr
-ffffffff8290f140 R iwx_cfg_so_a0_hr_b0
-ffffffff8290f160 R iwx_cfg_quz_a0_hr_b0
-ffffffff8290f180 R iwx_2ax_cfg_so_gf_a0
-ffffffff8290f1a0 R iwx_2ax_cfg_so_gf_a0_long
-ffffffff8290f1c0 R iwx_2ax_cfg_so_gf4_a0
-ffffffff8290f1e0 R iwx_2ax_cfg_so_gf4_a0_long
-ffffffff8290f200 R iwx_2ax_cfg_ty_gf_a0
-ffffffff8290f220 R iwx_2ax_cfg_so_jf_b0
-ffffffff8290f240 R iwx_nvm_channels_8000
-ffffffff8290f280 R iwx_rates
-ffffffff8290f2e0 R iwx_mcs2ridx
-ffffffff8290f320 R iwx_tid_to_ac
-ffffffff8290f328 R iwx_ac_to_tx_fifo
-ffffffff8290f330 r iwx_nvm_channels_uhb
-ffffffff8290f39e r iwx_is_valid_mac_addr.reserved_mac
-ffffffff8290f3b0 r iwx_sf_full_timeout
-ffffffff8290f3e0 r iwx_sf_full_timeout_def
-ffffffff8290f410 r advanced_lookup
-ffffffff8290f550 r iwx_devices
-ffffffff8290f590 r iwx_dev_info_table
-ffffffff8290fde8 R iwx_ca
-ffffffff82910000 R cmpci_ca
-ffffffff82910028 R cmpci_hw_if
-ffffffff829100e0 r cmpci_rate_table
-ffffffff82910120 R cmpci_devices
-ffffffff82910130 r cmpci_query_devinfo.mixer_port_names
-ffffffff82910160 r cmpci_query_devinfo.mixer_classes
-ffffffff82911000 R iha_pci_ca
-ffffffff82911028 R iha_switch
-ffffffff82912000 R pcscp_ca
-ffffffff82913000 R bge_ca
-ffffffff82913030 R bge_devices
-ffffffff829131b0 r bge_revisions
-ffffffff82913610 r bge_majorrevs
-ffffffff82914000 R bnx_devices
-ffffffff82914020 R bnx_ca
-ffffffff82915000 R vge_ca
-ffffffff82915028 R vge_devices
-ffffffff82916000 R stge_ca
-ffffffff82916028 R stge_mii_bitbang_ops
-ffffffff82916050 R stge_devices
-ffffffff82917000 R nfe_ca
-ffffffff82917030 R nfe_devices
-ffffffff82918000 R et_devices
-ffffffff82918008 R et_ca
-ffffffff82919000 R jme_devices
-ffffffff82919008 R jme_ca
-ffffffff8291a000 R age_devices
-ffffffff8291a008 R age_ca
-ffffffff8291b000 R alc_devices
-ffffffff8291b038 R alc_ca
-ffffffff8291c000 R ale_devices
-ffffffff8291c008 R ale_ca
-ffffffff8291d000 R amdpm_ca
-ffffffff8291d030 R amdpm_ids
-ffffffff8291e000 R bce_ca
-ffffffff8291e028 R bce_devices
-ffffffff8291f000 R ath_pci_ca
-ffffffff82920000 R athn_pci_ca
-ffffffff82920030 r athn_pci_devices
-ffffffff82921000 R atw_pci_ca
-ffffffff82921028 R atw_pci_devices
-ffffffff82922000 R rtw_pci_ca
-ffffffff82922030 R rtw_pci_products
-ffffffff82923000 R rtwn_pci_ca
-ffffffff82923030 r rtwn_pci_devices
-ffffffff82923040 r rtl8188eu_mac
-ffffffff829231b0 r rtl8192cu_mac
-ffffffff82923310 r rtl8192ce_mac
-ffffffff82923458 r rtl8188eu_bb_prog
-ffffffff82923480 r rtl8723a_bb_prog
-ffffffff829234a8 r rtl8192ce_bb_prog_1t
-ffffffff829234d0 r rtl8192ce_bb_prog_2t
-ffffffff82923500 r rtl8188eu_bb_regs
-ffffffff82923680 r rtl8188eu_bb_vals
-ffffffff82923980 r rtl8188eu_agc_vals
-ffffffff82923b80 r rtl8723a_bb_regs
-ffffffff82923d00 r rtl8723a_bb_vals
-ffffffff82923ff0 r rtl8192ce_agc_vals
-ffffffff82924270 r rtl8192ce_bb_regs
-ffffffff829243f0 r rtl8192ce_bb_vals_1t
-ffffffff829246e0 r rtl8192ce_bb_vals_2t
-ffffffff82925000 R ral_pci_ca
-ffffffff82925030 R ral_pci_devices
-ffffffff82926000 R acx_pci_ca
-ffffffff82926028 R acx_pci_devices
-ffffffff82927000 R pgt_pci_ca
-ffffffff82927028 R pgt_pci_devices
-ffffffff82928000 R malo_pci_ca
-ffffffff82928028 R malo_pci_devices
-ffffffff82929000 R bwi_pci_ca
-ffffffff82929030 R bwi_pci_devices
-ffffffff8292a000 R piixpm_ca
-ffffffff8292a030 R piixpm_ids
-ffffffff8292b000 R vic_ca
-ffffffff8292b028 R vic_devices
-ffffffff8292c000 R vmx_devices
-ffffffff8292c008 R vmx_ca
-ffffffff8292c030 r vmx_tx_kstat_tpl
-ffffffff8292c0d0 r vmx_kstat_rate
-ffffffff8292c0e0 r vmx_rx_kstat_tpl
-ffffffff8292d000 R vmwpvs_ca
-ffffffff8292d028 R vmwpvs_switch
-ffffffff8292e000 R lii_ca
-ffffffff8292e028 R lii_devices
-ffffffff8292f000 R ichiic_ca
-ffffffff8292f030 R ichiic_ids
-ffffffff82930000 R viapm_ca
-ffffffff82930030 R viapm_ids
-ffffffff82930070 r val_to_temp
-ffffffff82930870 r val_to_uV.mult
-ffffffff82931000 R amdiic_ca
-ffffffff82931028 R amdiic_ids
-ffffffff82932000 R nviic_ca
-ffffffff82932030 R nviic_ids
-ffffffff82933000 R sdhc_pci_ca
-ffffffff82934000 R kate_ca
-ffffffff82934030 r kate_proc
-ffffffff82935000 R km_ca
-ffffffff82935030 r km_devices
-ffffffff82936000 R ksmn_ca
-ffffffff82936030 r ksmn_devices
-ffffffff82937000 R iosf_pci_ca
-ffffffff82938000 R itherm_devices
-ffffffff82938008 R itherm_ca
-ffffffff82939000 R pchtemp_ca
-ffffffff82939030 R pchtemp_devices
-ffffffff8293a000 R rtsx_pci_ca
-ffffffff8293b000 R xspd_ca
-ffffffff8293b028 R xspd_devices
-ffffffff8293c000 R virtio_pci_ca
-ffffffff8293d000 R dwiic_pci_ca
-ffffffff8293d030 R dwiic_pci_ids
-ffffffff8293e000 R bwfm_pci_ca
-ffffffff8293e030 r bwfm_pci_devices
-ffffffff8293f000 R ccp_pci_ca
-ffffffff8293f030 r ccp_pci_devices
-ffffffff82940000 R bnxt_devices
-ffffffff82940040 R bnxt_ca
-ffffffff82941000 R mcx_ca
-ffffffff82941030 r mcx_devices
-ffffffff82941060 r mcx_rss_config
-ffffffff829410d0 r mcx_eth_cap_map
-ffffffff829412d0 r mcx_kstat_ppcnt_ieee8023
-ffffffff829412e8 r mcx_kstat_ppcnt_rfc2863
-ffffffff82941300 r mcx_kstat_ppcnt_rfc2819
-ffffffff82941318 r mcx_kstat_ppcnt_rfc3635
-ffffffff82941330 r mcx_ppcnt_ieee8023_tpl
-ffffffff829414b0 r mcx_ppcnt_rfc2863_tpl
-ffffffff829415c0 r mcx_ppcnt_rfc2819_tpl
-ffffffff82941770 r mcx_ppcnt_rfc3635_tpl
-ffffffff829418b0 r mcx_kstat_mtmp_tpl
-ffffffff82941950 r mcx_kstat_mtmp_rate
-ffffffff82941960 r mcx_queue_kstat_tpl
-ffffffff82942000 R iavf_ca
-ffffffff82942030 r iavf_devices
-ffffffff82942040 r iavf_aq_regs
-ffffffff829420b0 r iavf_link_speeds
-ffffffff82943000 R rge_ca
-ffffffff82943028 R rge_devices
-ffffffff82943030 r rtl8125_mac_cfg2_ephy
-ffffffff82943090 r rge_phy_config_mac_cfg3.mac_cfg3_a438_value
-ffffffff829430b0 r rge_phy_config_mac_cfg3.mac_cfg3_b88e_value
-ffffffff82943110 r rge_phy_config_mac_cfg4.mac_cfg4_b87c_value
-ffffffff82943170 r rtl8125_mac_cfg4_ephy
-ffffffff829431e0 r rtl8125_mac_cfg2_mcu
-ffffffff82943e80 r rtl8125_mac_cfg3_mcu
-ffffffff82944720 r rtl8125_mac_cfg4_mcu
-ffffffff82946d10 r rtl8125_mac_cfg5_mcu
-ffffffff82947c10 r rtl8125_mac_bps
-ffffffff82947f80 r rtl8125b_mac_bps
-ffffffff82948120 r rge_kstats_tpl
-ffffffff82949000 R igc_devices
-ffffffff82949040 R igc_ca
-ffffffff8294a000 R ngbe_devices
-ffffffff8294a008 R ngbe_ca
-ffffffff8294b000 R com_pci_ca
-ffffffff8294b030 R com_pci_ids
-ffffffff8294c000 r agp_attach.agp_max
-ffffffff8294c048 R agp_ca
-ffffffff8294d000 R intagp_ca
-ffffffff8294e000 r drm_plane_create_rotation_property.props
-ffffffff8294f000 r drm_bridge_priv_state_funcs
-ffffffff82951000 r color_encoding_name
-ffffffff82951020 r color_range_name
-ffffffff82952000 r drm_subpixel_enum_list
-ffffffff82952060 r drm_dpms_enum_list
-ffffffff829520a0 r drm_dvi_i_select_enum_list
-ffffffff829520d0 r drm_dvi_i_subconnector_enum_list
-ffffffff82952100 r drm_tv_select_enum_list
-ffffffff82952150 r drm_tv_subconnector_enum_list
-ffffffff829521a0 r drm_dp_subconnector_enum_list
-ffffffff82952210 r drm_link_status_enum_list
-ffffffff82952230 r drm_scaling_mode_enum_list
-ffffffff82952270 r drm_aspect_ratio_enum_list
-ffffffff829522a0 r hdmi_colorspaces
-ffffffff82952370 r dp_colorspaces
-ffffffff82952450 r drm_content_type_enum_list
-ffffffff829524a0 r drm_panel_orientation_enum_list
-ffffffff829524e0 r privacy_screen_enum
-ffffffff82953000 r drm_crtc_fence_ops
-ffffffff82954000 r drm_dmt_modes
-ffffffff82956940 r edid_cea_modes_1
-ffffffff8295a4d0 r edid_cea_modes_193
-ffffffff8295b180 r edid_quirk_list
-ffffffff8295b350 r edid_4k_modes
-ffffffff8295b5b0 r edid_est_modes
-ffffffff8295bdb0 r est3_modes
-ffffffff8295bf10 r stereo_mandatory_modes
-ffffffff8295bf90 r extra_modes
-ffffffff8295c000 r drm_encoder_enum_list
-ffffffff8295d000 r drm_fbdev_client_funcs
-ffffffff8295d020 r drm_fb_helper_generic_funcs
-ffffffff8295d028 r drm_fbdev_fb_ops
-ffffffff8295e000 r drm_fb_xrgb8888_to_rgb332.dst_pixsize
-ffffffff8295e004 r drm_fb_xrgb8888_to_rgb565.dst_pixsize
-ffffffff8295e008 r drm_fb_xrgb8888_to_rgb888.dst_pixsize
-ffffffff8295e00c r drm_fb_xrgb8888_to_xrgb2101010.dst_pixsize
-ffffffff8295e010 r drm_fb_xrgb8888_to_gray8.dst_pixsize
-ffffffff8295e014 r drm_fb_rgb888_to_xrgb8888.dst_pixsize
-ffffffff8295e018 r drm_fb_rgb565_to_xrgb8888.dst_pixsize
-ffffffff8295f000 r __drm_format_info.formats
-ffffffff82960000 R drm_pgops
-ffffffff82961000 r drm_ioctls
-ffffffff82963000 r dma_fence_stub_ops
-ffffffff82963038 R dma_fence_array_ops
-ffffffff82963070 R dma_fence_chain_ops
-ffffffff829630a8 R dmabufops
-ffffffff829630e0 R syncfileops
-ffffffff82964000 r drm_plane_type_enum_list
-ffffffff82965000 r drm_mode_status_names
-ffffffff82966000 r primary_plane_funcs
-ffffffff82966068 r safe_modeset_formats
-ffffffff82967000 r orientation_data
-ffffffff8296a5c0 r lcd800x1280_rightside_up
-ffffffff8296a5d8 r lcd720x1280_rightside_up
-ffffffff8296a5f0 r lcd800x1280_leftside_up
-ffffffff8296a608 r lcd1080x1920_leftside_up
-ffffffff8296a620 r lcd1200x1920_rightside_up
-ffffffff8296a638 r gpd_micropc
-ffffffff8296a650 r gpd_pocket
-ffffffff8296a668 r gpd_pocket2
-ffffffff8296a680 r gpd_win
-ffffffff8296a698 r gpd_win2
-ffffffff8296a6b0 r itworks_tw891
-ffffffff8296a6c8 r lcd1600x2560_rightside_up
-ffffffff8296a6e0 r onegx1_pro
-ffffffff8296a6f8 r lcd1600x2560_leftside_up
-ffffffff8296a710 r lcd1280x1920_rightside_up
-ffffffff8296a728 r .compoundliteral
-ffffffff8296a738 r .compoundliteral.5
-ffffffff8296a760 r .compoundliteral.9
-ffffffff8296a780 r .compoundliteral.17
-ffffffff8296a7c0 r .compoundliteral.21
-ffffffff8296a7e0 r .compoundliteral.23
-ffffffff8296a7f0 r .compoundliteral.25
-ffffffff8296b000 r drm_gem_prime_dmabuf_ops
-ffffffff8296d000 r is_hdmi_adaptor.dp_dual_mode_hdmi_id
-ffffffff8296e000 r drm_dp_phy_name.phy_names
-ffffffff8296e048 r drm_dp_i2c_algo
-ffffffff8296e058 r drm_dp_i2c_lock_ops
-ffffffff8296e070 r dp_aux_bl_ops
-ffffffff8296e090 r dpcd_quirk_list
-ffffffff8296e320 r drm_dp_psr_setup_time.psr_setup_time_us
-ffffffff8296f000 R drm_dp_mst_topology_state_funcs
-ffffffff8296f020 r drm_dp_mst_req_type_str.req_type_str
-ffffffff8296f1f0 r drm_dp_mst_sideband_tx_state_str.sideband_reason_str
-ffffffff8296f220 r drm_dp_mst_nak_reason_str.nak_reason_str
-ffffffff8296f278 r drm_dp_mst_i2c_algo
-ffffffff82970000 r hdmi_colorimetry_val
-ffffffff82971000 r ttm_bo_init_reserved.sys_mem
-ffffffff82972000 r ttm_bo_pipeline_gutting.sys_mem
-ffffffff82973018 R ttm_bo_vm_ops
-ffffffff82974000 r ttm_range_manager_func
-ffffffff82975018 r ttm_kmap_iter_io_ops
-ffffffff82975030 r ttm_kmap_iter_linear_io_ops
-ffffffff82976000 r ttm_sys_manager_func
-ffffffff82977000 r ttm_kmap_iter_tt_ops
-ffffffff82978000 r drm_sched_fence_ops_scheduled
-ffffffff82978038 r drm_sched_fence_ops_finished
-ffffffff82979000 R ch7017_ops
-ffffffff8297a000 R ch7xxx_ops
-ffffffff8297a060 r ch7xxx_ids
-ffffffff8297b000 R ivch_ops
-ffffffff8297b060 r backup_addresses
-ffffffff8297c000 R ns2501_ops
-ffffffff8297c060 r mode_agnostic_values
-ffffffff8297c0e0 r ns2501_modes
-ffffffff8297d000 R sil164_ops
-ffffffff8297e000 R tfp410_ops
-ffffffff8297f000 r chv_dpll
-ffffffff8297f050 r vlv_dpll
-ffffffff8297f0a0 r g4x_dpll
-ffffffff8297f0f0 r pch_dpll
-ffffffff8297f138 r intel_dp_enc_funcs
-ffffffff82980000 r intel_hdmi_enc_funcs
-ffffffff82981000 r vlv_primary_formats
-ffffffff82981030 r ivb_primary_formats
-ffffffff82981050 r i965_primary_formats
-ffffffff82981070 r i8xx_primary_formats
-ffffffff82981080 r i965_plane_funcs
-ffffffff829810e8 r i8xx_plane_funcs
-ffffffff82982000 r gen11_dsi_encoder_funcs
-ffffffff82982020 r gen11_dsi_connector_funcs
-ffffffff82982098 r gen11_dsi_connector_helper_funcs
-ffffffff829820e8 r gen11_dsi_host_ops
-ffffffff82983000 r intel_plane_helper_funcs
-ffffffff82984000 r g4x_audio_funcs
-ffffffff82984010 r ilk_audio_funcs
-ffffffff82984020 r hsw_audio_funcs
-ffffffff82984030 r hdmi_audio_clock
-ffffffff829840a0 r dp_aud_n_m
-ffffffff82984250 r hdmi_aud_ncts_36bpp
-ffffffff82984330 r hdmi_aud_ncts_30bpp
-ffffffff82984410 r hdmi_aud_ncts_24bpp
-ffffffff82985000 r intel_backlight_device_ops
-ffffffff82985018 r bxt_pwm_funcs
-ffffffff82985048 r cnp_pwm_funcs
-ffffffff82985078 r lpt_pwm_funcs
-ffffffff829850a8 r spt_pwm_funcs
-ffffffff829850d8 r pch_pwm_funcs
-ffffffff82985108 r ext_pwm_funcs
-ffffffff82985138 r vlv_pwm_funcs
-ffffffff82985168 r i965_pwm_funcs
-ffffffff82985198 r i9xx_pwm_funcs
-ffffffff829851c8 r pwm_bl_funcs
-ffffffff82986000 r bdb_blocks
-ffffffff82986160 r translate_iboost.mapping
-ffffffff82986163 r adlp_ddc_pin_map
-ffffffff8298616a r adls_ddc_pin_map
-ffffffff82986170 r rkl_pch_tgp_ddc_pin_map
-ffffffff82986175 r icp_ddc_pin_map
-ffffffff8298617f r cnp_ddc_pin_map
-ffffffff82987000 r mtl_sa_info
-ffffffff82987006 r adlp_sa_info
-ffffffff8298700c r adls_sa_info
-ffffffff82987012 r rkl_sa_info
-ffffffff82987018 r tgl_sa_info
-ffffffff82987020 r intel_bw_funcs
-ffffffff82988000 r intel_cdclk_funcs
-ffffffff82988010 r dg2_cdclk_table
-ffffffff829880c0 r adlp_a_step_cdclk_table
-ffffffff82988140 r adlp_cdclk_table
-ffffffff82988200 r rkl_cdclk_table
-ffffffff829882f0 r icl_cdclk_table
-ffffffff829883e0 r glk_cdclk_table
-ffffffff82988410 r bxt_cdclk_table
-ffffffff82988458 r tgl_cdclk_funcs
-ffffffff82988478 r ehl_cdclk_funcs
-ffffffff82988498 r icl_cdclk_funcs
-ffffffff829884b8 r bxt_cdclk_funcs
-ffffffff829884d8 r skl_cdclk_funcs
-ffffffff829884f8 r bdw_cdclk_funcs
-ffffffff82988518 r hsw_cdclk_funcs
-ffffffff82988538 r chv_cdclk_funcs
-ffffffff82988558 r vlv_cdclk_funcs
-ffffffff82988578 r fixed_400mhz_cdclk_funcs
-ffffffff82988598 r ilk_cdclk_funcs
-ffffffff829885b8 r gm45_cdclk_funcs
-ffffffff829885d8 r g33_cdclk_funcs
-ffffffff829885f8 r g33_get_cdclk.div_3200
-ffffffff829885fe r g33_get_cdclk.div_4000
-ffffffff82988604 r g33_get_cdclk.div_4800
-ffffffff8298860a r g33_get_cdclk.div_5333
-ffffffff82988610 r i965gm_cdclk_funcs
-ffffffff82988630 r i965gm_get_cdclk.div_3200
-ffffffff82988633 r i965gm_get_cdclk.div_4000
-ffffffff82988636 r i965gm_get_cdclk.div_5333
-ffffffff82988640 r pnv_cdclk_funcs
-ffffffff82988660 r i945gm_cdclk_funcs
-ffffffff82988680 r i915gm_cdclk_funcs
-ffffffff829886a0 r i915g_cdclk_funcs
-ffffffff829886c0 r i865g_cdclk_funcs
-ffffffff829886e0 r i85x_cdclk_funcs
-ffffffff82988700 r i845g_cdclk_funcs
-ffffffff82988720 r i830_cdclk_funcs
-ffffffff82989000 r chv_color_funcs
-ffffffff82989028 r i965_color_funcs
-ffffffff82989050 r i9xx_color_funcs
-ffffffff82989078 r icl_color_funcs
-ffffffff829890a0 r glk_color_funcs
-ffffffff829890c8 r skl_color_funcs
-ffffffff829890f0 r bdw_color_funcs
-ffffffff82989118 r hsw_color_funcs
-ffffffff82989140 r ivb_color_funcs
-ffffffff82989168 r ilk_color_funcs
-ffffffff82989190 r ilk_csc_off_zero
-ffffffff829891a0 r ilk_csc_coeff_rgb_to_ycbcr
-ffffffff829891b2 r ilk_csc_postoff_rgb_to_ycbcr
-ffffffff829891c0 r ilk_csc_coeff_limited_range
-ffffffff829891d2 r ilk_csc_postoff_limited_range
-ffffffff829891e0 r ilk_csc_coeff_identity
-ffffffff8298a000 r icl_procmon_values
-ffffffff8298b000 r force_audio_names
-ffffffff8298b040 r broadcast_rgb_names
-ffffffff8298c000 r intel_crt_connector_funcs
-ffffffff8298c078 r intel_crt_enc_funcs
-ffffffff8298c098 r intel_crt_connector_helper_funcs
-ffffffff8298c0f0 r intel_spurious_crt_detect
-ffffffff8298d000 r g4x_crtc_funcs
-ffffffff8298d0c0 r i965_crtc_funcs
-ffffffff8298d180 r i915gm_crtc_funcs
-ffffffff8298d240 r i915_crtc_funcs
-ffffffff8298d300 r i8xx_crtc_funcs
-ffffffff8298d3c0 r bdw_crtc_funcs
-ffffffff8298d480 r ilk_crtc_funcs
-ffffffff8298e000 r output_type_str
-ffffffff8298e060 r output_format_str
-ffffffff8298f000 r intel_cursor_plane_funcs
-ffffffff8298f068 r intel_cursor_formats
-ffffffff82990000 r intel_ddi_funcs
-ffffffff82990020 r index_to_dp_signal_levels
-ffffffff82990030 r gen9_chicken_trans_reg_by_port.trans
-ffffffff82991000 r tgl_combo_phy_trans_edp_hbr2_hobl
-ffffffff82991010 r _tgl_combo_phy_trans_edp_hbr2_hobl
-ffffffff82991080 r dg2_snps_trans_uhbr
-ffffffff82991090 r dg2_snps_trans
-ffffffff829910a0 r _dg2_snps_trans_uhbr
-ffffffff82991160 r _dg2_snps_trans
-ffffffff829911d8 r icl_combo_phy_trans_hdmi
-ffffffff829911f0 r _icl_combo_phy_trans_hdmi
-ffffffff82991248 r adlp_combo_phy_trans_edp_hbr3
-ffffffff82991258 r adlp_combo_phy_trans_edp_up_to_hbr2
-ffffffff82991270 r _adlp_combo_phy_trans_dp_hbr2_edp_hbr3
-ffffffff829912f0 r _adlp_combo_phy_trans_edp_hbr2
-ffffffff82991368 r adlp_combo_phy_trans_dp_hbr2_hbr3
-ffffffff82991378 r adlp_combo_phy_trans_dp_hbr
-ffffffff82991390 r _adlp_combo_phy_trans_dp_hbr2_hbr3
-ffffffff82991410 r _adlp_combo_phy_trans_dp_hbr
-ffffffff82991488 r tgl_dkl_phy_trans_hdmi
-ffffffff829914a0 r _tgl_dkl_phy_trans_hdmi
-ffffffff82991518 r adlp_dkl_phy_trans_dp_hbr2_hbr3
-ffffffff82991528 r adlp_dkl_phy_trans_dp_hbr
-ffffffff82991540 r _adlp_dkl_phy_trans_dp_hbr2_hbr3
-ffffffff829915c0 r _adlp_dkl_phy_trans_dp_hbr
-ffffffff82991638 r adls_combo_phy_trans_edp_hbr3
-ffffffff82991648 r adls_combo_phy_trans_edp_hbr2
-ffffffff82991660 r _adls_combo_phy_trans_edp_hbr3
-ffffffff829916e0 r _adls_combo_phy_trans_edp_hbr2
-ffffffff82991758 r adls_combo_phy_trans_dp_hbr2_hbr3
-ffffffff82991768 r tgl_combo_phy_trans_dp_hbr
-ffffffff82991780 r _adls_combo_phy_trans_dp_hbr2_hbr3
-ffffffff82991800 r _tgl_combo_phy_trans_dp_hbr
-ffffffff82991878 r icl_combo_phy_trans_dp_hbr2_edp_hbr3
-ffffffff82991888 r icl_combo_phy_trans_edp_hbr2
-ffffffff829918a0 r _icl_combo_phy_trans_dp_hbr2_edp_hbr3
-ffffffff82991920 r _icl_combo_phy_trans_edp_hbr2
-ffffffff82991998 r rkl_combo_phy_trans_dp_hbr2_hbr3
-ffffffff829919a8 r rkl_combo_phy_trans_dp_hbr
-ffffffff829919c0 r _rkl_combo_phy_trans_dp_hbr2_hbr3
-ffffffff82991a40 r _rkl_combo_phy_trans_dp_hbr
-ffffffff82991ab8 r dg1_combo_phy_trans_dp_hbr2_hbr3
-ffffffff82991ac8 r dg1_combo_phy_trans_dp_rbr_hbr
-ffffffff82991ae0 r _dg1_combo_phy_trans_dp_hbr2_hbr3
-ffffffff82991b60 r _dg1_combo_phy_trans_dp_rbr_hbr
-ffffffff82991bd8 r tgl_uy_combo_phy_trans_dp_hbr2
-ffffffff82991be8 r tgl_combo_phy_trans_dp_hbr2
-ffffffff82991c00 r _tgl_uy_combo_phy_trans_dp_hbr2
-ffffffff82991c80 r _tgl_combo_phy_trans_dp_hbr2
-ffffffff82991cf8 r tgl_dkl_phy_trans_dp_hbr2
-ffffffff82991d08 r tgl_dkl_phy_trans_dp_hbr
-ffffffff82991d20 r _tgl_dkl_phy_trans_dp_hbr2
-ffffffff82991da0 r _tgl_dkl_phy_trans_dp_hbr
-ffffffff82991e18 r jsl_combo_phy_trans_edp_hbr2
-ffffffff82991e28 r jsl_combo_phy_trans_edp_hbr
-ffffffff82991e40 r _jsl_combo_phy_trans_edp_hbr2
-ffffffff82991ec0 r _jsl_combo_phy_trans_edp_hbr
-ffffffff82991f38 r ehl_combo_phy_trans_dp
-ffffffff82991f48 r ehl_combo_phy_trans_edp_hbr2
-ffffffff82991f60 r _ehl_combo_phy_trans_edp_hbr2
-ffffffff82991fe0 r _ehl_combo_phy_trans_dp
-ffffffff82992058 r icl_mg_phy_trans_hdmi
-ffffffff82992070 r _icl_mg_phy_trans_hdmi
-ffffffff829920e8 r icl_mg_phy_trans_hbr2_hbr3
-ffffffff829920f8 r icl_mg_phy_trans_rbr_hbr
-ffffffff82992110 r _icl_mg_phy_trans_hbr2_hbr3
-ffffffff82992190 r _icl_mg_phy_trans_rbr_hbr
-ffffffff82992208 r bxt_trans_hdmi
-ffffffff82992218 r bxt_trans_edp
-ffffffff82992228 r bxt_trans_dp
-ffffffff82992240 r _bxt_trans_hdmi
-ffffffff829922c0 r _bxt_trans_edp
-ffffffff82992340 r _bxt_trans_dp
-ffffffff829923b8 r skl_y_trans_hdmi
-ffffffff829923c8 r skl_y_trans_edp
-ffffffff829923d8 r kbl_y_trans_dp
-ffffffff829923f0 r _skl_y_trans_hdmi
-ffffffff82992480 r _skl_y_trans_edp
-ffffffff82992500 r _kbl_y_trans_dp
-ffffffff82992570 r skl_trans_hdmi
-ffffffff82992580 r skl_u_trans_edp
-ffffffff82992590 r kbl_u_trans_dp
-ffffffff829925a0 r _skl_trans_hdmi
-ffffffff82992630 r _skl_u_trans_edp
-ffffffff829926b0 r _kbl_u_trans_dp
-ffffffff82992720 r skl_trans_edp
-ffffffff82992730 r kbl_trans_dp
-ffffffff82992740 r _skl_trans_edp
-ffffffff829927c0 r _kbl_trans_dp
-ffffffff82992830 r skl_y_trans_dp
-ffffffff82992840 r _skl_y_trans_dp
-ffffffff829928b0 r skl_u_trans_dp
-ffffffff829928c0 r _skl_u_trans_dp
-ffffffff82992930 r skl_trans_dp
-ffffffff82992940 r _skl_trans_dp
-ffffffff829929b0 r bdw_trans_fdi
-ffffffff829929c0 r bdw_trans_hdmi
-ffffffff829929d0 r bdw_trans_edp
-ffffffff829929e0 r bdw_trans_dp
-ffffffff829929f0 r _bdw_trans_fdi
-ffffffff82992a60 r _bdw_trans_hdmi
-ffffffff82992ae0 r _bdw_trans_edp
-ffffffff82992b50 r _bdw_trans_dp
-ffffffff82992bc0 r hsw_trans_fdi
-ffffffff82992bd0 r hsw_trans_hdmi
-ffffffff82992be0 r hsw_trans_dp
-ffffffff82992bf0 r _hsw_trans_fdi
-ffffffff82992c60 r _hsw_trans_hdmi
-ffffffff82992cf0 r _hsw_trans_dp
-ffffffff82993000 r load_detect_mode
-ffffffff82993078 r skl_display_funcs
-ffffffff829930a0 r ddi_display_funcs
-ffffffff829930c8 r pch_split_display_funcs
-ffffffff829930f0 r vlv_display_funcs
-ffffffff82993118 r i9xx_display_funcs
-ffffffff82993158 r intel_mode_funcs
-ffffffff829931a0 r intel_mode_config_funcs
-ffffffff82994000 r wa_1409767108_buddy_page_masks
-ffffffff82994050 r tgl_buddy_page_masks
-ffffffff829940a0 r d13_port_domains
-ffffffff82994100 r d12_port_domains
-ffffffff82994140 r d11_port_domains
-ffffffff82994180 r i9xx_port_domains
-ffffffff82995000 r xelpdp_power_wells
-ffffffff82995030 r xelpd_power_wells
-ffffffff82995060 r dg1_power_wells
-ffffffff829950a0 r adls_power_wells
-ffffffff829950e0 r rkl_power_wells
-ffffffff82995120 r tgl_power_wells
-ffffffff82995170 r icl_power_wells
-ffffffff829951a0 r glk_power_wells
-ffffffff829951d0 r bxt_power_wells
-ffffffff82995200 r skl_power_wells
-ffffffff82995230 r chv_power_wells
-ffffffff82995250 r bdw_power_wells
-ffffffff82995270 r hsw_power_wells
-ffffffff82995290 r vlv_power_wells
-ffffffff829952b0 r i830_power_wells
-ffffffff829952d0 r i9xx_power_wells
-ffffffff829952e0 r i9xx_pwdoms_always_on
-ffffffff829952f0 r .compoundliteral
-ffffffff82995308 r .compoundliteral.6
-ffffffff82995320 r i9xx_power_wells_always_on
-ffffffff82995338 r .compoundliteral.10
-ffffffff82995338 r .compoundliteral.8
-ffffffff82995350 r .compoundliteral.11
-ffffffff82995360 r icl_power_wells_pw_1
-ffffffff82995378 r xelpdp_pwdoms_dc_off
-ffffffff82995388 r .compoundliteral.14
-ffffffff829953a0 r .compoundliteral.15
-ffffffff829953b0 r xelpdp_pwdoms_pw_2
-ffffffff829953c0 r .compoundliteral.17
-ffffffff829953d8 r .compoundliteral.18
-ffffffff829953e8 r xelpd_pwdoms_pw_a
-ffffffff829953f8 r .compoundliteral.20
-ffffffff82995410 r .compoundliteral.21
-ffffffff82995420 r xelpd_pwdoms_pw_b
-ffffffff82995430 r .compoundliteral.23
-ffffffff82995448 r .compoundliteral.24
-ffffffff82995458 r xelpd_pwdoms_pw_c
-ffffffff82995468 r .compoundliteral.26
-ffffffff82995480 r .compoundliteral.27
-ffffffff82995490 r xelpd_pwdoms_pw_d
-ffffffff829954a0 r .compoundliteral.29
-ffffffff829954b8 r .compoundliteral.30
-ffffffff829954c8 r icl_pwdoms_aux_a
-ffffffff829954d8 r icl_pwdoms_aux_b
-ffffffff829954e8 r xelpdp_pwdoms_aux_tc1
-ffffffff829954f8 r xelpdp_pwdoms_aux_tc2
-ffffffff82995508 r xelpdp_pwdoms_aux_tc3
-ffffffff82995518 r xelpdp_pwdoms_aux_tc4
-ffffffff82995528 r .compoundliteral.37
-ffffffff829955b8 r .compoundliteral.38
-ffffffff829955d0 r xelpdp_power_wells_main
-ffffffff82995678 r .compoundliteral.40
-ffffffff829956c8 r .compoundliteral.41
-ffffffff82995708 r .compoundliteral.42
-ffffffff82995714 r .compoundliteral.43
-ffffffff82995724 r .compoundliteral.44
-ffffffff82995734 r .compoundliteral.45
-ffffffff82995744 r .compoundliteral.46
-ffffffff8299574c r .compoundliteral.47
-ffffffff82995750 r .compoundliteral.48
-ffffffff82995758 r .compoundliteral.49
-ffffffff82995760 r .compoundliteral.50
-ffffffff82995768 r .compoundliteral.51
-ffffffff82995770 r xelpd_pwdoms_dc_off
-ffffffff82995780 r .compoundliteral.52
-ffffffff82995798 r .compoundliteral.53
-ffffffff829957a8 r xelpd_pwdoms_pw_2
-ffffffff829957b8 r .compoundliteral.54
-ffffffff829957d0 r .compoundliteral.55
-ffffffff829957e0 r .compoundliteral.56
-ffffffff829957f8 r .compoundliteral.57
-ffffffff82995808 r .compoundliteral.58
-ffffffff82995820 r .compoundliteral.59
-ffffffff82995830 r .compoundliteral.60
-ffffffff82995848 r .compoundliteral.61
-ffffffff82995858 r .compoundliteral.62
-ffffffff82995870 r .compoundliteral.63
-ffffffff82995880 r glk_pwdoms_ddi_io_a
-ffffffff82995890 r glk_pwdoms_ddi_io_b
-ffffffff829958a0 r glk_pwdoms_ddi_io_c
-ffffffff829958b0 r icl_pwdoms_ddi_io_d
-ffffffff829958c0 r icl_pwdoms_ddi_io_e
-ffffffff829958d0 r tgl_pwdoms_ddi_io_tc1
-ffffffff829958e0 r tgl_pwdoms_ddi_io_tc2
-ffffffff829958f0 r tgl_pwdoms_ddi_io_tc3
-ffffffff82995900 r tgl_pwdoms_ddi_io_tc4
-ffffffff82995910 r .compoundliteral.73
-ffffffff829959e8 r .compoundliteral.74
-ffffffff829959f8 r icl_pwdoms_aux_c
-ffffffff82995a08 r icl_pwdoms_aux_d
-ffffffff82995a18 r icl_pwdoms_aux_e
-ffffffff82995a28 r tgl_pwdoms_aux_usbc1
-ffffffff82995a38 r tgl_pwdoms_aux_usbc2
-ffffffff82995a48 r tgl_pwdoms_aux_usbc3
-ffffffff82995a58 r tgl_pwdoms_aux_usbc4
-ffffffff82995a68 r .compoundliteral.82
-ffffffff82995b40 r .compoundliteral.83
-ffffffff82995b50 r icl_pwdoms_aux_tbt1
-ffffffff82995b60 r icl_pwdoms_aux_tbt2
-ffffffff82995b70 r icl_pwdoms_aux_tbt3
-ffffffff82995b80 r icl_pwdoms_aux_tbt4
-ffffffff82995b90 r .compoundliteral.88
-ffffffff82995bf0 r .compoundliteral.89
-ffffffff82995c00 r xelpd_power_wells_main
-ffffffff82995cd8 r .compoundliteral.91
-ffffffff82995d64 r .compoundliteral.92
-ffffffff82995ddc r .compoundliteral.93
-ffffffff82995de0 r .compoundliteral.94
-ffffffff82995de4 r .compoundliteral.95
-ffffffff82995de8 r .compoundliteral.96
-ffffffff82995dec r .compoundliteral.97
-ffffffff82995df0 r .compoundliteral.98
-ffffffff82995df4 r .compoundliteral.99
-ffffffff82995df8 r .compoundliteral.100
-ffffffff82995dfc r .compoundliteral.101
-ffffffff82995e00 r .compoundliteral.102
-ffffffff82995e04 r .compoundliteral.103
-ffffffff82995e08 r .compoundliteral.104
-ffffffff82995e0c r .compoundliteral.105
-ffffffff82995e10 r .compoundliteral.106
-ffffffff82995e14 r .compoundliteral.107
-ffffffff82995e18 r .compoundliteral.108
-ffffffff82995e1c r .compoundliteral.109
-ffffffff82995e20 r .compoundliteral.110
-ffffffff82995e24 r .compoundliteral.111
-ffffffff82995e28 r .compoundliteral.112
-ffffffff82995e30 r dg1_pwdoms_dc_off
-ffffffff82995e40 r .compoundliteral.113
-ffffffff82995e58 r .compoundliteral.114
-ffffffff82995e68 r dg1_pwdoms_pw_2
-ffffffff82995e78 r .compoundliteral.115
-ffffffff82995e90 r .compoundliteral.116
-ffffffff82995ea0 r dg1_pwdoms_pw_3
-ffffffff82995eb0 r .compoundliteral.118
-ffffffff82995ec8 r .compoundliteral.119
-ffffffff82995ed8 r tgl_pwdoms_pw_4
-ffffffff82995ee8 r .compoundliteral.121
-ffffffff82995f00 r .compoundliteral.122
-ffffffff82995f10 r tgl_pwdoms_pw_5
-ffffffff82995f20 r .compoundliteral.124
-ffffffff82995f38 r .compoundliteral.125
-ffffffff82995f50 r dg1_power_wells_main
-ffffffff82995fc8 r .compoundliteral.127
-ffffffff82996018 r .compoundliteral.128
-ffffffff8299605c r .compoundliteral.129
-ffffffff8299609c r .compoundliteral.130
-ffffffff829960b8 r .compoundliteral.131
-ffffffff829960c8 r .compoundliteral.132
-ffffffff82996128 r .compoundliteral.133
-ffffffff82996138 r .compoundliteral.134
-ffffffff82996198 r .compoundliteral.135
-ffffffff829961b0 r rkl_power_wells_ddi_aux
-ffffffff829961e0 r tgl_pwdoms_dc_off
-ffffffff829961f0 r .compoundliteral.137
-ffffffff82996208 r .compoundliteral.138
-ffffffff82996218 r tgl_pwdoms_pw_2
-ffffffff82996228 r .compoundliteral.139
-ffffffff82996240 r .compoundliteral.140
-ffffffff82996250 r tgl_pwdoms_pw_3
-ffffffff82996260 r .compoundliteral.141
-ffffffff82996278 r .compoundliteral.142
-ffffffff82996288 r tgl_pwdoms_ddi_io_tc5
-ffffffff82996298 r tgl_pwdoms_ddi_io_tc6
-ffffffff829962a8 r .compoundliteral.145
-ffffffff82996380 r .compoundliteral.146
-ffffffff82996390 r .compoundliteral.147
-ffffffff829963a8 r .compoundliteral.148
-ffffffff829963b8 r .compoundliteral.149
-ffffffff829963d0 r .compoundliteral.150
-ffffffff829963e0 r tgl_power_wells_main
-ffffffff82996470 r .compoundliteral.152
-ffffffff829964fc r .compoundliteral.153
-ffffffff8299657c r .compoundliteral.154
-ffffffff829965f8 r .compoundliteral.155
-ffffffff829965fc r .compoundliteral.156
-ffffffff82996600 r tgl_pwdoms_aux_usbc5
-ffffffff82996610 r tgl_pwdoms_aux_usbc6
-ffffffff82996620 r .compoundliteral.159
-ffffffff829966f8 r .compoundliteral.160
-ffffffff82996708 r tgl_pwdoms_aux_tbt5
-ffffffff82996718 r tgl_pwdoms_aux_tbt6
-ffffffff82996728 r .compoundliteral.163
-ffffffff829967b8 r .compoundliteral.164
-ffffffff829967d0 r tgl_power_wells_aux
-ffffffff82996800 r .compoundliteral.166
-ffffffff82996804 r .compoundliteral.167
-ffffffff82996808 r .compoundliteral.168
-ffffffff8299680c r .compoundliteral.169
-ffffffff82996810 r rkl_pwdoms_dc_off
-ffffffff82996820 r .compoundliteral.170
-ffffffff82996838 r .compoundliteral.171
-ffffffff82996848 r rkl_pwdoms_pw_3
-ffffffff82996858 r .compoundliteral.172
-ffffffff82996870 r .compoundliteral.173
-ffffffff82996880 r rkl_pwdoms_pw_4
-ffffffff82996890 r .compoundliteral.174
-ffffffff829968a8 r .compoundliteral.175
-ffffffff829968c0 r rkl_power_wells_main
-ffffffff82996908 r .compoundliteral.177
-ffffffff8299694c r .compoundliteral.178
-ffffffff82996984 r .compoundliteral.179
-ffffffff82996998 r tgl_pwdoms_tc_cold_off
-ffffffff829969a8 r .compoundliteral.181
-ffffffff829969c0 r .compoundliteral.182
-ffffffff829969d0 r tgl_power_wells_tc_cold_off
-ffffffff829969e8 r .compoundliteral.184
-ffffffff82996a20 r icl_pwdoms_dc_off
-ffffffff82996a30 r .compoundliteral.185
-ffffffff82996a48 r .compoundliteral.186
-ffffffff82996a58 r icl_pwdoms_pw_2
-ffffffff82996a68 r .compoundliteral.187
-ffffffff82996a80 r .compoundliteral.188
-ffffffff82996a90 r icl_pwdoms_pw_3
-ffffffff82996aa0 r .compoundliteral.189
-ffffffff82996ab8 r .compoundliteral.190
-ffffffff82996ac8 r icl_pwdoms_ddi_io_f
-ffffffff82996ad8 r .compoundliteral.192
-ffffffff82996b68 r .compoundliteral.193
-ffffffff82996b78 r icl_pwdoms_aux_f
-ffffffff82996b88 r .compoundliteral.195
-ffffffff82996c18 r .compoundliteral.196
-ffffffff82996c28 r .compoundliteral.197
-ffffffff82996c88 r .compoundliteral.198
-ffffffff82996c98 r icl_pwdoms_pw_4
-ffffffff82996ca8 r .compoundliteral.199
-ffffffff82996cc0 r .compoundliteral.200
-ffffffff82996cd0 r icl_power_wells_main
-ffffffff82996d78 r .compoundliteral.202
-ffffffff82996dec r .compoundliteral.203
-ffffffff82996e54 r .compoundliteral.204
-ffffffff82996eb8 r .compoundliteral.205
-ffffffff82996ebc r .compoundliteral.206
-ffffffff82996ec0 r .compoundliteral.207
-ffffffff82996ed0 r .compoundliteral.208
-ffffffff82996ee8 r .compoundliteral.209
-ffffffff82996f00 r skl_power_wells_pw_1
-ffffffff82996f18 r glk_pwdoms_dc_off
-ffffffff82996f28 r .compoundliteral.211
-ffffffff82996f40 r .compoundliteral.212
-ffffffff82996f50 r glk_pwdoms_pw_2
-ffffffff82996f60 r .compoundliteral.213
-ffffffff82996f78 r .compoundliteral.214
-ffffffff82996f88 r glk_pwdoms_dpio_cmn_a
-ffffffff82996f98 r glk_pwdoms_dpio_cmn_b
-ffffffff82996fa8 r glk_pwdoms_dpio_cmn_c
-ffffffff82996fb8 r .compoundliteral.218
-ffffffff82997000 r .compoundliteral.219
-ffffffff82997010 r glk_pwdoms_aux_a
-ffffffff82997020 r glk_pwdoms_aux_b
-ffffffff82997030 r glk_pwdoms_aux_c
-ffffffff82997040 r .compoundliteral.220
-ffffffff829970d0 r .compoundliteral.221
-ffffffff829970e0 r glk_power_wells_main
-ffffffff82997140 r .compoundliteral.223
-ffffffff8299718c r .compoundliteral.224
-ffffffff829971c8 r .compoundliteral.225
-ffffffff829971d4 r .compoundliteral.226
-ffffffff829971e0 r .compoundliteral.227
-ffffffff829971ec r .compoundliteral.228
-ffffffff829971f8 r .compoundliteral.229
-ffffffff82997200 r .compoundliteral.230
-ffffffff82997208 r bxt_pwdoms_dc_off
-ffffffff82997218 r .compoundliteral.231
-ffffffff82997230 r .compoundliteral.232
-ffffffff82997240 r bxt_pwdoms_pw_2
-ffffffff82997250 r .compoundliteral.233
-ffffffff82997268 r .compoundliteral.234
-ffffffff82997278 r bxt_pwdoms_dpio_cmn_a
-ffffffff82997288 r bxt_pwdoms_dpio_cmn_bc
-ffffffff82997298 r .compoundliteral.236
-ffffffff829972c8 r .compoundliteral.237
-ffffffff829972e0 r bxt_power_wells_main
-ffffffff82997328 r .compoundliteral.239
-ffffffff82997374 r .compoundliteral.240
-ffffffff829973b0 r .compoundliteral.241
-ffffffff829973bc r .compoundliteral.242
-ffffffff829973d0 r .compoundliteral.244
-ffffffff829973e8 r .compoundliteral.245
-ffffffff829973f8 r skl_pwdoms_dc_off
-ffffffff82997408 r .compoundliteral.246
-ffffffff82997420 r .compoundliteral.247
-ffffffff82997430 r skl_pwdoms_pw_2
-ffffffff82997440 r .compoundliteral.248
-ffffffff82997458 r .compoundliteral.249
-ffffffff82997468 r skl_pwdoms_ddi_io_a_e
-ffffffff82997478 r skl_pwdoms_ddi_io_b
-ffffffff82997488 r skl_pwdoms_ddi_io_c
-ffffffff82997498 r skl_pwdoms_ddi_io_d
-ffffffff829974a8 r .compoundliteral.251
-ffffffff82997508 r .compoundliteral.252
-ffffffff82997520 r skl_power_wells_main
-ffffffff82997580 r .compoundliteral.254
-ffffffff829975d4 r .compoundliteral.255
-ffffffff8299761c r .compoundliteral.256
-ffffffff82997628 r .compoundliteral.257
-ffffffff82997630 r .compoundliteral.258
-ffffffff82997638 r .compoundliteral.259
-ffffffff82997640 r chv_pwdoms_display
-ffffffff82997650 r .compoundliteral.261
-ffffffff82997668 r .compoundliteral.262
-ffffffff82997678 r chv_pwdoms_dpio_cmn_bc
-ffffffff82997688 r chv_pwdoms_dpio_cmn_d
-ffffffff82997698 r .compoundliteral.264
-ffffffff829976c8 r .compoundliteral.265
-ffffffff829976e0 r chv_power_wells_main
-ffffffff82997710 r .compoundliteral.267
-ffffffff82997768 r .compoundliteral.268
-ffffffff8299777c r .compoundliteral.269
-ffffffff82997788 r bdw_pwdoms_display
-ffffffff82997798 r .compoundliteral.270
-ffffffff829977b0 r .compoundliteral.271
-ffffffff829977c0 r bdw_power_wells_main
-ffffffff829977d8 r .compoundliteral.273
-ffffffff82997818 r hsw_pwdoms_display
-ffffffff82997828 r .compoundliteral.274
-ffffffff82997840 r .compoundliteral.275
-ffffffff82997850 r hsw_power_wells_main
-ffffffff82997868 r .compoundliteral.277
-ffffffff829978a8 r vlv_pwdoms_display
-ffffffff829978b8 r .compoundliteral.278
-ffffffff829978d0 r .compoundliteral.279
-ffffffff829978e0 r vlv_pwdoms_dpio_tx_bc_lanes
-ffffffff829978f0 r .compoundliteral.284
-ffffffff82997950 r .compoundliteral.285
-ffffffff82997960 r vlv_pwdoms_dpio_cmn_bc
-ffffffff82997970 r .compoundliteral.287
-ffffffff82997988 r .compoundliteral.288
-ffffffff829979a0 r vlv_power_wells_main
-ffffffff829979e8 r .compoundliteral.290
-ffffffff82997a30 r .compoundliteral.291
-ffffffff82997a44 r .compoundliteral.292
-ffffffff82997a60 r i830_pwdoms_pipes
-ffffffff82997a70 r .compoundliteral.294
-ffffffff82997a88 r .compoundliteral.295
-ffffffff82997aa0 r i830_power_wells_main
-ffffffff82997ab8 r .compoundliteral.297
-ffffffff82998000 R i9xx_always_on_power_well_ops
-ffffffff82998028 R chv_pipe_power_well_ops
-ffffffff82998050 R chv_dpio_cmn_power_well_ops
-ffffffff82998078 R i830_pipes_power_well_ops
-ffffffff829980a0 r hsw_power_well_regs
-ffffffff829980b0 R hsw_power_well_ops
-ffffffff829980d8 R gen9_dc_off_power_well_ops
-ffffffff82998100 R bxt_dpio_cmn_power_well_ops
-ffffffff82998128 R vlv_display_power_well_ops
-ffffffff82998150 R vlv_dpio_cmn_power_well_ops
-ffffffff82998178 R vlv_dpio_power_well_ops
-ffffffff829981a0 r icl_aux_power_well_regs
-ffffffff829981b0 R icl_aux_power_well_ops
-ffffffff829981d8 r icl_ddi_power_well_regs
-ffffffff829981e8 R icl_ddi_power_well_ops
-ffffffff82998210 R tgl_tc_cold_off_ops
-ffffffff82998238 R xelpdp_aux_power_well_ops
-ffffffff82999000 r intel_dp_connector_funcs
-ffffffff82999078 r intel_dp_connector_helper_funcs
-ffffffff829990c8 r valid_dsc_bpp
-ffffffff829990e8 r intel_dp_set_dpcd_sink_rates.quirk_rates
-ffffffff82999100 r intel_dp_set_source_rates.icl_rates
-ffffffff82999130 r intel_dp_set_source_rates.bxt_rates
-ffffffff82999150 r intel_dp_set_source_rates.skl_rates
-ffffffff82999168 r intel_dp_set_source_rates.hsw_rates
-ffffffff82999174 r intel_dp_set_source_rates.g4x_rates
-ffffffff8299a000 r intel_dp_hdr_bl_funcs
-ffffffff8299a030 r intel_dp_vesa_bl_funcs
-ffffffff8299b000 r intel_dp_mst_hdcp_shim
-ffffffff8299b0b0 r hdcp2_dp_msg_data
-ffffffff8299b200 r intel_dp_hdcp_shim
-ffffffff8299d000 r mst_cbs
-ffffffff8299d010 r intel_dp_mst_connector_funcs
-ffffffff8299d088 r intel_dp_mst_connector_helper_funcs
-ffffffff8299d0d8 r intel_dp_mst_enc_funcs
-ffffffff8299e000 r glk_ddi_phy_info
-ffffffff8299e050 r bxt_ddi_phy_info
-ffffffff8299f000 r intel_limits_bxt
-ffffffff8299f050 r dg2_dpll_funcs
-ffffffff8299f060 r hsw_dpll_funcs
-ffffffff8299f070 r ilk_dpll_funcs
-ffffffff8299f080 r chv_dpll_funcs
-ffffffff8299f090 r vlv_dpll_funcs
-ffffffff8299f0a0 r g4x_dpll_funcs
-ffffffff8299f0b0 r pnv_dpll_funcs
-ffffffff8299f0c0 r i9xx_dpll_funcs
-ffffffff8299f0d0 r i8xx_dpll_funcs
-ffffffff8299f0e0 r ilk_limits_dual_lvds_100m
-ffffffff8299f12c r ilk_limits_dual_lvds
-ffffffff8299f178 r ilk_limits_single_lvds_100m
-ffffffff8299f1c4 r ilk_limits_single_lvds
-ffffffff8299f210 r ilk_limits_dac
-ffffffff8299f25c r intel_limits_chv
-ffffffff8299f2a8 r intel_limits_vlv
-ffffffff8299f2f4 r intel_limits_g4x_dual_channel_lvds
-ffffffff8299f340 r intel_limits_g4x_single_channel_lvds
-ffffffff8299f38c r intel_limits_g4x_hdmi
-ffffffff8299f3d8 r intel_limits_g4x_sdvo
-ffffffff8299f424 r intel_limits_i9xx_sdvo
-ffffffff8299f470 r pnv_limits_lvds
-ffffffff8299f4bc r pnv_limits_sdvo
-ffffffff8299f508 r intel_limits_i9xx_lvds
-ffffffff8299f554 r intel_limits_i8xx_lvds
-ffffffff8299f5a0 r intel_limits_i8xx_dvo
-ffffffff8299f5ec r intel_limits_i8xx_dac
-ffffffff829a0000 r adlp_pll_mgr
-ffffffff829a0038 r adls_pll_mgr
-ffffffff829a0070 r dg1_pll_mgr
-ffffffff829a00a8 r rkl_pll_mgr
-ffffffff829a00e0 r tgl_pll_mgr
-ffffffff829a0118 r ehl_pll_mgr
-ffffffff829a0150 r icl_pll_mgr
-ffffffff829a0188 r bxt_pll_mgr
-ffffffff829a01c0 r skl_pll_mgr
-ffffffff829a01f8 r hsw_pll_mgr
-ffffffff829a0230 r pch_pll_mgr
-ffffffff829a0270 r adlp_plls
-ffffffff829a0330 r combo_pll_funcs
-ffffffff829a0350 r tbt_pll_funcs
-ffffffff829a0370 r dkl_pll_funcs
-ffffffff829a0390 r icl_calc_wrpll.dividers
-ffffffff829a0450 r icl_dp_combo_pll_24MHz_values
-ffffffff829a0550 r icl_dp_combo_pll_19_2MHz_values
-ffffffff829a0650 r adls_plls
-ffffffff829a06d0 r dg1_plls
-ffffffff829a0750 r rkl_plls
-ffffffff829a07b0 r tgl_plls
-ffffffff829a08a0 r ehl_plls
-ffffffff829a0900 r icl_plls
-ffffffff829a09c0 r mg_pll_funcs
-ffffffff829a09e0 r bxt_plls
-ffffffff829a0a40 r bxt_ddi_pll_funcs
-ffffffff829a0a60 r bxt_dp_clk_val
-ffffffff829a0b60 r skl_plls
-ffffffff829a0bd8 r skl_ddi_dpll0_funcs
-ffffffff829a0bf8 r skl_ddi_pll_funcs
-ffffffff829a0c20 r skl_dpll_regs
-ffffffff829a0c50 r skl_ddi_calculate_wrpll.even_dividers
-ffffffff829a0c74 r skl_ddi_calculate_wrpll.odd_dividers
-ffffffff829a0c80 r skl_ddi_calculate_wrpll.dividers
-ffffffff829a0ca0 r hsw_plls
-ffffffff829a0d48 r hsw_ddi_wrpll_funcs
-ffffffff829a0d68 r hsw_ddi_spll_funcs
-ffffffff829a0d88 r hsw_ddi_lcpll_funcs
-ffffffff829a0db0 r pch_plls
-ffffffff829a0df8 r ibx_pch_dpll_funcs
-ffffffff829a1000 r intel_drrs_type_str.str
-ffffffff829a2000 r dcs_bl_funcs
-ffffffff829a3000 r intel_dvo_devices
-ffffffff829a3188 r intel_dvo_enc_funcs
-ffffffff829a31a8 r intel_dvo_connector_funcs
-ffffffff829a3220 r intel_dvo_connector_helper_funcs
-ffffffff829a4000 r intel_modifiers
-ffffffff829a41a0 r intel_fb_funcs
-ffffffff829a41c0 r gen12_flat_ccs_cc_formats
-ffffffff829a4220 r gen12_ccs_formats
-ffffffff829a4360 r gen12_ccs_cc_formats
-ffffffff829a43c0 r skl_ccs_formats
-ffffffff829a5000 r ivb_fbc_funcs
-ffffffff829a5038 r snb_fbc_funcs
-ffffffff829a5070 r ilk_fbc_funcs
-ffffffff829a50a8 r g4x_fbc_funcs
-ffffffff829a50e0 r i965_fbc_funcs
-ffffffff829a5118 r i8xx_fbc_funcs
-ffffffff829a6000 r intel_fb_helper_funcs
-ffffffff829a6008 r intelfb_ops
-ffffffff829a7000 r ilk_funcs
-ffffffff829a7008 r gen6_funcs
-ffffffff829a7010 r ivb_funcs
-ffffffff829a8000 r gmbus_algorithm
-ffffffff829a8010 r gmbus_lock_ops
-ffffffff829a8030 r gmbus_pins_dg2
-ffffffff829a80d0 r gmbus_pins_dg1
-ffffffff829a8120 r gmbus_pins_mtp
-ffffffff829a81f0 r gmbus_pins_icp
-ffffffff829a82e0 r gmbus_pins_cnp
-ffffffff829a8330 r gmbus_pins_bxt
-ffffffff829a8370 r gmbus_pins_skl
-ffffffff829a83e0 r gmbus_pins_bdw
-ffffffff829a8450 r gmbus_pins
-ffffffff829aa000 r intel_hdmi_connector_funcs
-ffffffff829aa078 r intel_hdmi_connector_helper_funcs
-ffffffff829aa0c8 r intel_hdmi_hdcp_shim
-ffffffff829aa180 r hdcp2_msg_timeout
-ffffffff829ac000 r intel_lvds_connector_funcs
-ffffffff829ac078 r intel_lvds_enc_funcs
-ffffffff829ac098 r intel_lvds_connector_helper_funcs
-ffffffff829ac0f0 r intel_no_lvds
-ffffffff829ae540 r intel_dual_link_lvds
-ffffffff829af000 r power_state_map
-ffffffff829af030 r intel_no_opregion_vbt
-ffffffff829af2e0 r intel_use_opregion_panel_type
-ffffffff829b0000 r y_static_hcoeffs
-ffffffff829b00b0 r uv_static_hcoeffs
-ffffffff829b3000 r rc_range_minqp444_8bpc
-ffffffff829b3230 r rc_range_minqp444_10bpc
-ffffffff829b3510 r rc_range_minqp444_12bpc
-ffffffff829b38b0 r rc_range_maxqp444_8bpc
-ffffffff829b3ae0 r rc_range_maxqp444_10bpc
-ffffffff829b3dc0 r rc_range_maxqp444_12bpc
-ffffffff829b5000 r intel_quirks
-ffffffff829b5240 r .compoundliteral
-ffffffff829b5648 r .compoundliteral.4
-ffffffff829b6000 r intel_sdvo_enc_funcs
-ffffffff829b6020 r intel_sdvo_ddc_proxy
-ffffffff829b6030 r proxy_lock_ops
-ffffffff829b6050 r sdvo_cmd_names
-ffffffff829b6410 r cmd_status_names
-ffffffff829b6448 r intel_sdvo_connector_funcs
-ffffffff829b64c0 r intel_sdvo_connector_helper_funcs
-ffffffff829b6510 r sdvo_tv_modes
-ffffffff829b6e00 r tv_format_names
-ffffffff829b7000 r dg2_hdmi_tables
-ffffffff829b7170 r dg2_edp_tables
-ffffffff829b71c0 r dg2_dp_100_tables
-ffffffff829b71f8 r dg2_dp_rbr_100
-ffffffff829b721c r dg2_edp_r216
-ffffffff829b7240 r dg2_edp_r243
-ffffffff829b7264 r dg2_dp_hbr1_100
-ffffffff829b7288 r dg2_edp_r324
-ffffffff829b72ac r dg2_edp_r432
-ffffffff829b72d0 r dg2_dp_hbr2_100
-ffffffff829b72f4 r dg2_dp_hbr3_100
-ffffffff829b7318 r dg2_dp_uhbr10_100
-ffffffff829b733c r dg2_dp_uhbr13_100
-ffffffff829b7360 r dg2_hdmi_25_175
-ffffffff829b7384 r dg2_hdmi_27_0
-ffffffff829b73a8 r dg2_hdmi_74_25
-ffffffff829b73cc r dg2_hdmi_148_5
-ffffffff829b73f0 r dg2_hdmi_297
-ffffffff829b7414 r dg2_hdmi_594
-ffffffff829b7438 r dg2_hdmi_25200
-ffffffff829b745c r dg2_hdmi_27027
-ffffffff829b7480 r dg2_hdmi_28320
-ffffffff829b74a4 r dg2_hdmi_30240
-ffffffff829b74c8 r dg2_hdmi_31500
-ffffffff829b74ec r dg2_hdmi_36000
-ffffffff829b7510 r dg2_hdmi_40000
-ffffffff829b7534 r dg2_hdmi_49500
-ffffffff829b7558 r dg2_hdmi_50000
-ffffffff829b757c r dg2_hdmi_57284
-ffffffff829b75a0 r dg2_hdmi_58000
-ffffffff829b75c4 r dg2_hdmi_65000
-ffffffff829b75e8 r dg2_hdmi_71000
-ffffffff829b760c r dg2_hdmi_74176
-ffffffff829b7630 r dg2_hdmi_75000
-ffffffff829b7654 r dg2_hdmi_78750
-ffffffff829b7678 r dg2_hdmi_85500
-ffffffff829b769c r dg2_hdmi_88750
-ffffffff829b76c0 r dg2_hdmi_106500
-ffffffff829b76e4 r dg2_hdmi_108000
-ffffffff829b7708 r dg2_hdmi_115500
-ffffffff829b772c r dg2_hdmi_119000
-ffffffff829b7750 r dg2_hdmi_135000
-ffffffff829b7774 r dg2_hdmi_138500
-ffffffff829b7798 r dg2_hdmi_147160
-ffffffff829b77bc r dg2_hdmi_148352
-ffffffff829b77e0 r dg2_hdmi_154000
-ffffffff829b7804 r dg2_hdmi_162000
-ffffffff829b7828 r dg2_hdmi_209800
-ffffffff829b784c r dg2_hdmi_241500
-ffffffff829b7870 r dg2_hdmi_262750
-ffffffff829b7894 r dg2_hdmi_267300
-ffffffff829b78b8 r dg2_hdmi_268500
-ffffffff829b78dc r dg2_hdmi_296703
-ffffffff829b7900 r dg2_hdmi_319890
-ffffffff829b7924 r dg2_hdmi_497750
-ffffffff829b7948 r dg2_hdmi_592000
-ffffffff829b796c r dg2_hdmi_593407
-ffffffff829b8000 r chv_pipe_b_sprite_formats
-ffffffff829b8040 r vlv_sprite_formats
-ffffffff829b8070 r vlv_sprite_funcs
-ffffffff829b80e0 r snb_sprite_formats
-ffffffff829b8108 r snb_sprite_funcs
-ffffffff829b8170 r g4x_sprite_formats
-ffffffff829b8188 r g4x_sprite_funcs
-ffffffff829b81f0 r chv_sprite_update_csc.csc_matrix
-ffffffff829b9000 r tc_port_mode_name.names
-ffffffff829ba000 r intel_tv_connector_funcs
-ffffffff829ba078 r intel_tv_enc_funcs
-ffffffff829ba098 r intel_tv_connector_helper_funcs
-ffffffff829ba0f0 r tv_modes
-ffffffff829ba780 r component_levels
-ffffffff829ba786 r sdtv_csc_yprpb
-ffffffff829ba79e r hdtv_csc_yprpb
-ffffffff829ba7c0 r input_res_table
-ffffffff829ba7dc r ntsc_m_levels_composite
-ffffffff829ba7e2 r ntsc_m_levels_svideo
-ffffffff829ba7e8 r ntsc_m_csc_composite
-ffffffff829ba800 r ntsc_m_csc_svideo
-ffffffff829ba820 r filter_table
-ffffffff829bab58 r ntsc_j_levels_composite
-ffffffff829bab5e r ntsc_j_levels_svideo
-ffffffff829bab64 r ntsc_j_csc_composite
-ffffffff829bab7c r ntsc_j_csc_svideo
-ffffffff829bab94 r pal_m_levels_composite
-ffffffff829bab9a r pal_m_levels_svideo
-ffffffff829baba0 r pal_m_csc_composite
-ffffffff829babb8 r pal_m_csc_svideo
-ffffffff829babd0 r pal_n_levels_composite
-ffffffff829babd6 r pal_n_levels_svideo
-ffffffff829babdc r pal_n_csc_composite
-ffffffff829babf4 r pal_n_csc_svideo
-ffffffff829bac0c r pal_levels_composite
-ffffffff829bac12 r pal_levels_svideo
-ffffffff829bac18 r pal_csc_composite
-ffffffff829bac30 r pal_csc_svideo
-ffffffff829bb000 r calculate_rc_params.ofs_und6
-ffffffff829bb00f r calculate_rc_params.ofs_und12
-ffffffff829bb01e r calculate_rc_params.ofs_und15
-ffffffff829bb030 r rc_parameters
-ffffffff829bc000 r gen12_plane_funcs
-ffffffff829bc068 r skl_plane_funcs
-ffffffff829bc0d0 r icl_program_input_csc.input_csc_matrix
-ffffffff829bc110 r icl_hdr_plane_formats
-ffffffff829bc190 r icl_sdr_y_plane_formats
-ffffffff829bc1f0 r icl_sdr_uv_plane_formats
-ffffffff829bc260 r glk_planar_formats
-ffffffff829bc2b0 r skl_plane_formats
-ffffffff829bc2f0 r skl_planar_formats
-ffffffff829bd000 r skl_wm_funcs
-ffffffff829bd038 r intel_dbuf_funcs
-ffffffff829bd050 r dg2_allowed_dbufs
-ffffffff829bd0b0 r adlp_allowed_dbufs
-ffffffff829bd120 r tgl_allowed_dbufs
-ffffffff829bd180 r icl_allowed_dbufs
-ffffffff829be000 r intel_dsi_funcs
-ffffffff829be020 r intel_dsi_host_ops
-ffffffff829be038 r intel_dsi_connector_funcs
-ffffffff829be0b0 r intel_dsi_connector_helper_funcs
-ffffffff829bf000 r lfsr_converts
-ffffffff829c0000 r clflush_ops
-ffffffff829c1000 r create_extensions
-ffffffff829c1010 r set_proto_ctx_engines_extensions
+ffffffff827a9000 r inflate.order
+ffffffff827a9030 r fixedtables.lenfix
+ffffffff827a9830 r fixedtables.distfix
+ffffffff827aa000 r inflate_table.lbase
+ffffffff827aa040 r inflate_table.lext
+ffffffff827aa080 r inflate_table.dbase
+ffffffff827aa0c0 r inflate_table.dext
+ffffffff827ab000 r configuration_table
+ffffffff827ac000 R z_errmsg
+ffffffff827ad000 R _dist_code
+ffffffff827ad200 R _length_code
+ffffffff827ad300 r static_l_desc
+ffffffff827ad320 r static_d_desc
+ffffffff827ad340 r static_bl_desc
+ffffffff827ad360 r static_ltree
+ffffffff827ad7e0 r static_dtree
+ffffffff827ad860 r extra_lbits
+ffffffff827ad8e0 r extra_dbits
+ffffffff827ad960 r extra_blbits
+ffffffff827ad9b0 r bl_order
+ffffffff827ad9d0 r base_length
+ffffffff827ada50 r base_dist
+ffffffff827ae000 R nam2blk
+ffffffff827af000 R chrtoblktbl
+ffffffff827af0c0 R nchrtoblktbl
+ffffffff827b0000 R cpuctl_vars
+ffffffff827b2000 R cpu_cpuid_features
+ffffffff827b21d0 R cpu_ecpuid_features
+ffffffff827b2260 R cpu_cpuid_ecxfeatures
+ffffffff827b2450 R cpu_ecpuid_ecxfeatures
+ffffffff827b25d0 R cpu_seff0_ebxfeatures
+ffffffff827b27a0 R cpu_seff0_ecxfeatures
+ffffffff827b2800 R cpu_seff0_edxfeatures
+ffffffff827b28a0 R cpu_tpm_eaxfeatures
+ffffffff827b28c0 R cpu_cpuid_perf_eax
+ffffffff827b28d0 R cpu_cpuid_apmi_edx
+ffffffff827b28e0 R cpu_amdspec_ebxfeatures
+ffffffff827b2940 R cpu_xsave_extfeatures
+ffffffff827b3000 R sigcode
+ffffffff827b3016 R sigcoderet
+ffffffff827b3038 R esigcode
+ffffffff827b3038 R sigfill
+ffffffff827b3039 R sigfillsiz
+ffffffff827b3039 r esigfill
+ffffffff827b303d r bogus_proc_pmap
+ffffffff827b3070 r spl_lowered
+ffffffff827b30a6 r intr_spl_lowered
+ffffffff827b3113 R _xrstor
+ffffffff827b3117 R _xsave
+ffffffff827b311b R _xsaveopt
+ffffffff827b311f R _pcid_set_reuse
+ffffffff827b5000 r cpurevs
+ffffffff827b516c r amd64_errata_set5
+ffffffff827b516e r amd64_errata_set1
+ffffffff827b5180 r amd64_errata_set8
+ffffffff827b519f r amd64_errata_set6
+ffffffff827b51a4 r amd64_errata_set7
+ffffffff827b51ac r amd64_errata_set3
+ffffffff827b51af r amd64_errata_set2
+ffffffff827b51b8 r amd64_errata_set9
+ffffffff827b6000 R ptp_masks
+ffffffff827b6020 R ptp_shifts
+ffffffff827b6030 R nkptpmax
+ffffffff827b6050 R nbpd
+ffffffff827b6070 R normal_pdes
+ffffffff827b7000 R trap_type
+ffffffff827b70b0 R trap_types
+ffffffff827b8000 r x86fpflags_to_siginfo.x86fp_siginfo_table
+ffffffff827b9000 R x86_soft_intr_to_ssir
+ffffffff827bb000 R Xexceptions
+ffffffff827bb100 r spl_lowered
+ffffffff827bb12d R i8259_stubs
+ffffffff827bb2ad R ioapic_edge_stubs
+ffffffff827bb8ad R ioapic_level_stubs
+ffffffff827bc000 R _stac
+ffffffff827bc003 R _clac
+ffffffff827bd000 R x86_bus_space_io_ops
+ffffffff827bd130 R x86_bus_space_mem_ops
+ffffffff827be000 ? cpu_spinup_trampoline
+ffffffff827be0b6 R cpu_spinup_trampoline_end
+ffffffff827be0b6 R mp_tramp_data_start
+ffffffff827be0fc R mp_tramp_data_end
+ffffffff827c0000 R db_acpi_cmds
+ffffffff827c00a0 R db_machine_command_table
+ffffffff827c1000 r i8254_delay.delaytab
+ffffffff827c2000 R rasops_cmap
+ffffffff827c3000 r reverse
+ffffffff827c3100 r ibm437_level1
+ffffffff827c3230 r ibm437_level2_0
+ffffffff827c3248 r ibm437_level2_1
+ffffffff827c3260 r ibm437_level2_3
+ffffffff827c3278 r ibm437_level2_32
+ffffffff827c3290 r ibm437_level2_34
+ffffffff827c32a8 r ibm437_level2_35
+ffffffff827c32c0 r ibm437_level2_37
+ffffffff827c32e0 r ibm437_chars_0
+ffffffff827c33e0 r ibm437_chars_1
+ffffffff827c33f0 r ibm437_chars_3
+ffffffff827c3430 r ibm437_chars_32
+ffffffff827c3460 r ibm437_chars_34
+ffffffff827c34d0 r ibm437_chars_35
+ffffffff827c34f0 r ibm437_chars_37
+ffffffff827c4000 R mii_media_table
+ffffffff827c5000 R nsphy_ca
+ffffffff827c5028 R nsphy_funcs
+ffffffff827c5040 r nsphys
+ffffffff827c6000 R nsphyter_ca
+ffffffff827c6028 R nsphyter_funcs
+ffffffff827c6040 r nsphyterphys
+ffffffff827c7000 R gentbi_ca
+ffffffff827c7028 R gentbi_funcs
+ffffffff827c8000 R qsphy_ca
+ffffffff827c8028 R qsphy_funcs
+ffffffff827c8040 r qsphys
+ffffffff827c9000 R inphy_ca
+ffffffff827c9028 R inphy_funcs
+ffffffff827c9040 r inphys
+ffffffff827ca000 R iophy_ca
+ffffffff827ca028 R iophy_funcs
+ffffffff827ca040 r iophys
+ffffffff827cb000 R eephy_ca
+ffffffff827cb028 R eephy_funcs
+ffffffff827cb040 r eephys
+ffffffff827cc000 R exphy_ca
+ffffffff827cc028 R exphy_funcs
+ffffffff827cd000 R rlphy_ca
+ffffffff827cd028 R rlphy_funcs
+ffffffff827cd040 r rlphys
+ffffffff827ce000 R lxtphy_ca
+ffffffff827ce028 R lxtphy_funcs
+ffffffff827ce040 R lxtphy971_funcs
+ffffffff827ce060 r lxtphys
+ffffffff827cf000 R luphy_ca
+ffffffff827cf028 R luphy_funcs
+ffffffff827cf040 r luphys
+ffffffff827d0000 R mtdphy_ca
+ffffffff827d0028 R mtdphy_funcs
+ffffffff827d0040 r mtdphys
+ffffffff827d1000 R icsphy_ca
+ffffffff827d1028 R icsphy_funcs
+ffffffff827d1040 r icsphys
+ffffffff827d2000 R sqphy_ca
+ffffffff827d2028 R sqphy_funcs
+ffffffff827d2040 r sqphys
+ffffffff827d3000 R tqphy_ca
+ffffffff827d3028 R tqphy_funcs
+ffffffff827d3040 r tqphys
+ffffffff827d4000 R ukphy_ca
+ffffffff827d4028 R ukphy_funcs
+ffffffff827d5000 R dcphy_ca
+ffffffff827d5028 R dcphy_funcs
+ffffffff827d6000 R bmtphy_ca
+ffffffff827d6028 R bmtphy_funcs
+ffffffff827d6040 r bmtphys
+ffffffff827d7000 R brgphy_ca
+ffffffff827d7028 R brgphy_copper_funcs
+ffffffff827d7040 R brgphy_fiber_funcs
+ffffffff827d7058 R brgphy_5708s_funcs
+ffffffff827d7070 R brgphy_5709s_funcs
+ffffffff827d7090 r brgphys
+ffffffff827d7300 r brgphy_bcm5401_dspcode.dspcode
+ffffffff827d8000 R xmphy_ca
+ffffffff827d8028 R xmphy_funcs
+ffffffff827d8040 r xmphys
+ffffffff827d9000 R amphy_ca
+ffffffff827d9028 R amphy_funcs
+ffffffff827d9040 r amphys
+ffffffff827da000 R acphy_ca
+ffffffff827da028 R acphy_funcs
+ffffffff827da040 r acphys
+ffffffff827db000 R nsgphy_ca
+ffffffff827db028 R nsgphy_funcs
+ffffffff827db040 r nsgphys
+ffffffff827dc000 R urlphy_ca
+ffffffff827dc028 R urlphy_funcs
+ffffffff827dd000 R rgephy_ca
+ffffffff827dd028 R rgephy_funcs
+ffffffff827dd040 r rgephys
+ffffffff827de000 R ciphy_ca
+ffffffff827de028 R ciphy_funcs
+ffffffff827de040 r ciphys
+ffffffff827df000 R ipgphy_ca
+ffffffff827df028 R ipgphy_funcs
+ffffffff827df040 r ipgphys
+ffffffff827e0000 R etphy_funcs
+ffffffff827e0018 R etphy_ca
+ffffffff827e0040 r etphys
+ffffffff827e0060 r etphy_dspcode
+ffffffff827e1000 R jmphy_funcs
+ffffffff827e1018 R jmphy_ca
+ffffffff827e1040 r jmphys
+ffffffff827e2000 R atphy_funcs
+ffffffff827e2018 R atphy_ca
+ffffffff827e2040 r atphys
+ffffffff827e3000 r sense_keys
+ffffffff827e3080 r adesc
+ffffffff827e6000 R scsi_readsafe_cmd
+ffffffff827e7000 R scsibus_ca
+ffffffff827e7030 R scsi_quirk_patterns
+ffffffff827e8000 R cd_ca
+ffffffff827e8030 R cd_patterns
+ffffffff827e9000 R ch_ca
+ffffffff827e9030 R ch_patterns
+ffffffff827ea000 R sd_ca
+ffffffff827ea030 R sd_patterns
+ffffffff827eb000 R st_quirk_patterns
+ffffffff827eb210 R st_ca
+ffffffff827eb240 R st_patterns
+ffffffff827ec000 R uk_ca
+ffffffff827ed000 R safte_ca
+ffffffff827ee000 R ses_ca
+ffffffff827ef000 R sym_ca
+ffffffff827ef028 R sym_mpath_sym_ops
+ffffffff827ef048 R sym_mpath_asym_ops
+ffffffff827f0000 R rdac_ca
+ffffffff827f0028 R rdac_mpath_ops
+ffffffff827f1000 R emc_ca
+ffffffff827f1028 R emc_mpath_ops
+ffffffff827f2000 R hds_ca
+ffffffff827f2028 R hds_mpath_ops
+ffffffff827f3000 R atapiscsi_ca
+ffffffff827f3028 r atapiscsi_switch
+ffffffff827f4000 R wd_ca
+ffffffff827f5000 R atascsi_switch
+ffffffff827f6000 R mainbus_ca
+ffffffff827f7000 R bios_ca
+ffffffff827f8000 R mpbios_ca
+ffffffff827f8030 r loc_where
+ffffffff827f9000 R mpbios_icu_table
+ffffffff827fa000 R cpu_ca
+ffffffff827fb000 R lapic_timer_intrclock
+ffffffff827fc000 R ioapic_ca
+ffffffff827fd000 R efifb_ca
+ffffffff827fd028 R efifb_screen_list
+ffffffff827fe000 R pvbus_ca
+ffffffff827ff000 R pvclock_ca
+ffffffff82800000 R vmt_ca
+ffffffff82801000 R xen_ca
+ffffffff82802000 R xs_errors
+ffffffff82803000 R xnf_ca
+ffffffff82804000 R xbf_ca
+ffffffff82804028 R xbf_switch
+ffffffff82805000 R hyperv_ca
+ffffffff82805028 R hv_guid_network
+ffffffff82805038 R hv_guid_ide
+ffffffff82805048 R hv_guid_scsi
+ffffffff82805058 R hv_guid_shutdown
+ffffffff82805068 R hv_guid_timesync
+ffffffff82805078 R hv_guid_heartbeat
+ffffffff82805088 R hv_guid_kvp
+ffffffff82806000 r kvp_pools
+ffffffff82807000 R hvn_ca
+ffffffff82808000 R hvs_ca
+ffffffff82808028 R hvs_switch
+ffffffff82809000 r virtio_device_name
+ffffffff8280a000 R vio_ca
+ffffffff8280a030 r virtio_net_feature_names
+ffffffff8280b000 R vioblk_ca
+ffffffff8280b028 R vioblk_switch
+ffffffff8280c000 R viomb_ca
+ffffffff8280c030 r viomb_feature_names
+ffffffff8280d000 R viornd_ca
+ffffffff8280e000 R vioscsi_ca
+ffffffff8280e028 R vioscsi_switch
+ffffffff8280e050 R vioscsi_vq_names
+ffffffff8280f000 R vmmci_ca
+ffffffff82810000 R pci_ca
+ffffffff82811000 r pci_quirks
+ffffffff82812000 R pci_subclass_prehistoric
+ffffffff82812050 R pci_subclass_mass_storage
+ffffffff82812160 R pci_subclass_network
+ffffffff82812250 R pci_subclass_display
+ffffffff828122d0 R pci_subclass_multimedia
+ffffffff82812360 R pci_subclass_memory
+ffffffff828123c0 R pci_subclass_bridge
+ffffffff82812510 R pci_subclass_communications
+ffffffff828125d0 R pci_subclass_system
+ffffffff828126c0 R pci_subclass_input
+ffffffff82812770 R pci_subclass_dock
+ffffffff828127c0 R pci_subclass_processor
+ffffffff82812880 R pci_subclass_serialbus
+ffffffff82812990 R pci_subclass_wireless
+ffffffff82812a70 R pci_subclass_i2o
+ffffffff82812aa0 R pci_subclass_satcom
+ffffffff82812b20 R pci_subclass_crypto
+ffffffff82812b80 R pci_subclass_dasp
+ffffffff82812c10 R pci_class
+ffffffff82812e20 r pci_known_vendors
+ffffffff828143c0 r pci_known_products
+ffffffff82837000 R vga_pci_ca
+ffffffff82837030 r vga_devs
+ffffffff82838000 R ahc_pci_ident_table
+ffffffff828385d0 R ahc_pci_ca
+ffffffff82839000 R ahd_pci_ident_table
+ffffffff82839198 R ahd_num_pci_devs
+ffffffff828391a0 R ahd_pci_ca
+ffffffff828391d0 r pci_bus_modes
+ffffffff82839210 r pci_status_strings
+ffffffff82839250 r pci_status_source
+ffffffff82839290 r split_status_strings
+ffffffff8283a000 R adw_pci_ca
+ffffffff8283a028 R adw_pci_devices
+ffffffff8283b000 r adw_3550_Default_EEPROM
+ffffffff8283b080 r adw_38C0800_Default_EEPROM
+ffffffff8283b100 r adw_38C1600_Default_EEPROM
+ffffffff8283c000 R adw_asc3550_mcode
+ffffffff8283d3a0 R adw_asc3550_mcode_data
+ffffffff8283d3b0 R adw_asc38C0800_mcode
+ffffffff8283e888 R adw_asc38C0800_mcode_data
+ffffffff8283e8a0 R adw_asc38C1600_mcode
+ffffffff82840160 R adw_asc38C1600_mcode_data
+ffffffff82841000 R twe_pci_ca
+ffffffff82841028 R twe_pci_devices
+ffffffff82842000 R arc_ca
+ffffffff82842028 R arc_switch
+ffffffff82842050 r arc_devices
+ffffffff82842190 r arc_intel
+ffffffff82842198 r arc_marvell
+ffffffff828421a0 r arc_lsi
+ffffffff828421a8 r arc_marvell2
+ffffffff82843000 R jmb_ca
+ffffffff82843030 r jmb_devices
+ffffffff82844000 R ahci_pci_ca
+ffffffff82844028 R ahci_jmb_ca
+ffffffff82844050 r ahci_devices
+ffffffff82845000 R nvme_pci_ca
+ffffffff82845028 r nvme_msi_blacklist
+ffffffff82846000 R ami_pci_ca
+ffffffff82846030 r ami_pci_subsys
+ffffffff82846270 r ami_pci_vendors
+ffffffff82847000 R mfi_pci_ca
+ffffffff82847030 r mfi_pci_devices
+ffffffff82848000 R mfii_ca
+ffffffff82848028 R mfii_switch
+ffffffff82848050 R mfii_pd_switch
+ffffffff82848078 R mfii_iop_thunderbolt
+ffffffff82848088 R mfii_iop_25
+ffffffff82848098 R mfii_iop_35
+ffffffff828480b0 R mfii_devices
+ffffffff82848140 r mfi_bbu_indicators
+ffffffff82849000 R ips_ca
+ffffffff82849028 r ips_ids
+ffffffff82849040 r ips_chips
+ffffffff82849090 r ips_names
+ffffffff82849128 r ips_switch
+ffffffff82849150 r ips_pt_switch
+ffffffff8284a000 R eap_ca
+ffffffff8284a028 R eap1370_hw_if
+ffffffff8284a0e0 R eap1371_hw_if
+ffffffff8284a198 R eap_midi_hw_if
+ffffffff8284a1d0 R eap_devices
+ffffffff8284b000 R auacer_pci_devices
+ffffffff8284b008 R auacer_ca
+ffffffff8284b030 R auacer_hw_if
+ffffffff8284c000 R auich_ca
+ffffffff8284c028 R auich_hw_if
+ffffffff8284c0e0 r auich_devices
+ffffffff8284d000 R azalia_ca
+ffffffff8284d028 R azalia_hw_if
+ffffffff8284d0e0 R azalia_pci_devices
+ffffffff8284d110 r pin_devices
+ffffffff8284d190 r line_colors
+ffffffff8284d210 r wtypes
+ffffffff8284e000 r azalia_codec_init_dolby_atmos.atmos_init
+ffffffff8284e050 r azalia_codec_init_dolby_atmos.atmos_v23_v25
+ffffffff8284f000 R envy_ca
+ffffffff8284f028 R envy_hw_if
+ffffffff8284f0e0 R envy_midi_hw_if
+ffffffff82850000 R emuxki_devices
+ffffffff82850010 R emu_ca
+ffffffff82850038 R emuxki_hw_if
+ffffffff828500f0 r emuxki_recbuf_sz
+ffffffff82850170 r emuxki_recsrc_szreg
+ffffffff8285017c r emuxki_recsrc_bufaddrreg
+ffffffff82850190 r emuxki_rate_to_pitch.logMagTable
+ffffffff82850390 r emuxki_rate_to_pitch.logSlopeTable
+ffffffff82851000 R auixp_pci_devices
+ffffffff82851010 R auixp_ca
+ffffffff82851038 R auixp_hw_if
+ffffffff82852000 R clcs_ca
+ffffffff82852028 R cs4280_hw_if
+ffffffff828520e0 R cs4280_devices
+ffffffff82853000 R yds_ca
+ffffffff82853028 r yds_hw_if
+ffffffff828530e0 r yds_chip_capability_list
+ffffffff82853120 r yds_get_lpfk.lpfkt
+ffffffff82853160 r yds_get_lpfq.lpfqt
+ffffffff82854000 R auvia_ca
+ffffffff82854028 R auvia_hw_if
+ffffffff828540e0 R auvia_devices
+ffffffff828540f0 r auvia_set_params_sub.slottab
+ffffffff82855000 R gdt_pci_ca
+ffffffff82856000 R ciss_pci_ca
+ffffffff82856030 R ciss_pci_devices
+ffffffff82857000 R qlw_pci_ca
+ffffffff82857030 r qlw_devices
+ffffffff82857050 r isp_1040_risc_code
+ffffffff8285c9f0 r isp_1080_risc_code
+ffffffff82864470 r isp_12160_risc_code
+ffffffff8286c000 R qla_pci_ca
+ffffffff8286c030 r qla_devices
+ffffffff8286d000 R qle_ca
+ffffffff8286d028 R qle_switch
+ffffffff8286d050 r qle_devices
+ffffffff8286d070 r isp_2400_risc_code
+ffffffff8289ca50 r isp_2500_risc_code
+ffffffff828cf000 R mpi_pci_ca
+ffffffff828cf030 r mpi_devices
+ffffffff828d0000 R mpii_ca
+ffffffff828d0028 R mpii_switch
+ffffffff828d0050 r mpii_devices
+ffffffff828d1000 R sili_pci_ca
+ffffffff828d1030 r sili_devices
+ffffffff828d2000 R aq_devices
+ffffffff828d2060 R aq_products
+ffffffff828d21d0 R aq_fw1x_ops
+ffffffff828d21f8 R aq_fw2x_ops
+ffffffff828d2220 R aq2_fw_ops
+ffffffff828d2248 R aq_ca
+ffffffff828d3000 R de_ca
+ffffffff828d3030 r tulip_srom_conninfo
+ffffffff828d3120 r tulip_mii_phy_attrlist
+ffffffff828d31e0 r tulip_21140_znyx_zx34x_boardsw
+ffffffff828d3208 r tulip_21040_10baset_only_boardsw
+ffffffff828d3230 r tulip_21040_boardsw
+ffffffff828d3258 r tulip_2114x_isv_boardsw
+ffffffff828d3280 r tulip_21140_smc9332_boardsw
+ffffffff828d32a8 r tulip_21040_auibnc_only_boardsw
+ffffffff828d32d0 r tulip_21140_cogent_em100_boardsw
+ffffffff828d32f8 r tulip_21140_accton_boardsw
+ffffffff828d3320 r tulip_21140_eb_boardsw
+ffffffff828d3348 r tulip_21041_boardsw
+ffffffff828d3370 r tulip_srom_mediums
+ffffffff828d33c0 r tulip_read_macaddr.testpat
+ffffffff828d33d0 r tulip_vendors
+ffffffff828d3480 r tulip_media_to_ifmedia
+ffffffff828d34e0 r tulip_chipdescs
+ffffffff828d4000 R ep_pci_ca
+ffffffff828d4030 R ep_pci_devices
+ffffffff828d5000 R pcn_ca
+ffffffff828d5028 R pcn_devices
+ffffffff828d5030 r pcn_79c970_rcvfw
+ffffffff828d5050 r pcn_79c970_xmtsp
+ffffffff828d5070 r pcn_79c970_xmtfw
+ffffffff828d5090 r pcn_79c971_rcvfw
+ffffffff828d50b0 r pcn_79c971_xmtsp_sram
+ffffffff828d50d0 r pcn_79c971_xmtsp
+ffffffff828d50f0 r pcn_79c971_xmtfw
+ffffffff828d5110 r pcn_variants
+ffffffff828d6000 R siop_products
+ffffffff828d7000 R siop_pci_ca
+ffffffff828d8000 R rdcide_setup
+ffffffff828d8005 R rdcide_hold
+ffffffff828d800a R rdcide_udmatim
+ffffffff828d8010 R rdcide_udmaclk
+ffffffff828d8028 R default_product_desc
+ffffffff828d8040 R pciide_intel_products
+ffffffff828d8630 R pciide_amd_products
+ffffffff828d8690 R pciide_cmd_products
+ffffffff828d8730 R pciide_via_products
+ffffffff828d8810 R pciide_cypress_products
+ffffffff828d8820 R pciide_sis_products
+ffffffff828d8870 R pciide_natsemi_products
+ffffffff828d8890 R pciide_acer_products
+ffffffff828d88a0 R pciide_triones_products
+ffffffff828d88f0 R pciide_promise_products
+ffffffff828d8ac0 R pciide_acard_products
+ffffffff828d8b10 R pciide_serverworks_products
+ffffffff828d8bb0 R pciide_nvidia_products
+ffffffff828d8e80 R pciide_ite_products
+ffffffff828d8ea0 R pciide_ati_products
+ffffffff828d8f20 R pciide_jmicron_products
+ffffffff828d8f70 R pciide_phison_products
+ffffffff828d8f80 R pciide_rdc_products
+ffffffff828d8f90 R pciide_vendors
+ffffffff828d9140 R pciide_pci_ca
+ffffffff828d9168 R pciide_jmb_ca
+ffffffff828d9190 r piix_isp_dma
+ffffffff828d9193 r piix_rtc_dma
+ffffffff828d9196 r apollo_pio_set
+ffffffff828d919b r cmd0643_9_data_tim_pio
+ffffffff828d91a0 r cmd0643_9_data_tim_dma
+ffffffff828d91a3 r cmd680_channel_map.init_val
+ffffffff828d91b1 r cmd680_setup_channel.udma2_tbl
+ffffffff828d91b8 r cmd680_setup_channel.dma_tbl
+ffffffff828d91be r cmd680_setup_channel.pio_tbl
+ffffffff828d91d0 r satalink_ba5_regmap
+ffffffff828d9690 r sii3114_chansetup.channel_names
+ffffffff828d96b0 r cy_pio_pulse
+ffffffff828d96c0 r sis_udma133new_tim
+ffffffff828d96e0 r sis_pio133new_tim
+ffffffff828d96f4 r sis_dma133new_tim
+ffffffff828d9700 r sis_udma66_tim
+ffffffff828d9706 r sis_udma100new_tim
+ffffffff828d970c r sis_udma133old_tim
+ffffffff828d9713 r sis_pio_act
+ffffffff828d9718 r sis_pio_rec
+ffffffff828d971d r natsemi_pio_pulse
+ffffffff828d9722 r natsemi_pio_recover
+ffffffff828d9727 r natsemi_dma_pulse
+ffffffff828d972a r natsemi_dma_recover
+ffffffff828d9730 r scx200_udma33
+ffffffff828d973c r scx200_dma33
+ffffffff828d9750 r scx200_pio33
+ffffffff828d9778 r acer_udma
+ffffffff828d977e r acer_pio
+ffffffff828d9790 r hpt370_pio
+ffffffff828d97a4 r hpt370_dma
+ffffffff828d97b0 r hpt370_udma
+ffffffff828d97d0 r hpt372_pio
+ffffffff828d97e4 r hpt372_dma
+ffffffff828d97f0 r hpt372_udma
+ffffffff828d980c r hpt366_dma
+ffffffff828d9820 r hpt366_udma
+ffffffff828d9840 r hpt374_pio
+ffffffff828d9854 r hpt374_dma
+ffffffff828d9860 r hpt374_udma
+ffffffff828d987c r pdc2xx_pa
+ffffffff828d9881 r pdc2xx_pb
+ffffffff828d9886 r pdc2xx_dma_mb
+ffffffff828d9889 r pdc2xx_dma_mc
+ffffffff828d988c r pdc2xx_udma_mc
+ffffffff828d9892 r acard_act_udma
+ffffffff828d9899 r acard_rec_udma
+ffffffff828d98a0 r acard_udma_conf
+ffffffff828d98a7 r acard_act_dma
+ffffffff828d98aa r acard_rec_dma
+ffffffff828d98ad r acard_act_pio
+ffffffff828d98b2 r acard_rec_pio
+ffffffff828d98b7 r nforce_udma
+ffffffff828d98be r nforce_pio
+ffffffff828d98c3 r ixp_mdma_timings
+ffffffff828d98c6 r ixp_pio_timings
+ffffffff828da000 R ppb_ca
+ffffffff828db000 R cy_pci_ca
+ffffffff828db030 R cy_pci_devices
+ffffffff828dc000 R rl_pci_ca
+ffffffff828dc030 R rl_pci_devices
+ffffffff828dd000 R re_pci_devices
+ffffffff828dd030 R re_pci_ca
+ffffffff828de000 R vr_ca
+ffffffff828df000 R txp_ca
+ffffffff828df030 R txp_devices
+ffffffff828e0000 r cards
+ffffffff828e1000 r format_params
+ffffffff828e11a0 r pixfmt_table
+ffffffff828e1320 r meteor_pixfmt_table
+ffffffff828e2000 R bktr_ca
+ffffffff828e2028 R bktr_hw_if
+ffffffff828e3000 r tuners
+ffffffff828e3170 r freqTable
+ffffffff828e3260 r nabcst
+ffffffff828e32a0 r irccable
+ffffffff828e3310 r hrccable
+ffffffff828e3380 r weurope
+ffffffff828e3420 r jpnbcst
+ffffffff828e3460 r jpncable
+ffffffff828e34c0 r xussr
+ffffffff828e3530 r australia
+ffffffff828e3590 r france
+ffffffff828e4000 R xl_pci_ca
+ffffffff828e4030 R xl_pci_devices
+ffffffff828e5000 R fxp_pci_ca
+ffffffff828e5030 R fxp_pci_devices
+ffffffff828e6000 R em_devices
+ffffffff828e62e0 R em_ca
+ffffffff828e6310 r em_counters
+ffffffff828e7000 r em_igp_cable_length_table
+ffffffff828e7100 r em_igp_2_cable_length_table
+ffffffff828e8000 R ixgb_devices
+ffffffff828e8010 R ixgb_ca
+ffffffff828e9000 R ixgbe_devices
+ffffffff828e90b8 R ix_ca
+ffffffff828e90e0 r ix_counters
+ffffffff828e93e0 r ix_rxq_kstats_tpl
+ffffffff828e9458 r ix_txq_kstats_tpl
+ffffffff828ea000 r ixgbe_mvals_base
+ffffffff828ea060 r ixgbe_mvals_X540
+ffffffff828ea0c0 r ixgbe_mvals_X550
+ffffffff828ea120 r ixgbe_mvals_X550EM_x
+ffffffff828ea180 r ixgbe_mvals_X550EM_a
+ffffffff828ed000 R ixl_ca
+ffffffff828ed030 R ixl_port_counters
+ffffffff828ed2c0 R ixl_vsi_counters
+ffffffff828ed380 r ixl_devices
+ffffffff828ed4c0 r ixl_710
+ffffffff828ed4e8 r ixl_722
+ffffffff828ed510 r ixl_pf_aq_regs
+ffffffff828ed578 r ixl_710_decrepit
+ffffffff828ed5a0 r ixl_phy_type_map
+ffffffff828ed770 r ixl_speed_type_map
+ffffffff828ed7b0 r ixl_hmc_pack_rxq
+ffffffff828ed830 r ixl_hmc_pack_txq
+ffffffff828ed8a0 r ixl_sfp_ops
+ffffffff828ed8b8 r ixl_qsfp_ops
+ffffffff828ee000 R xge_ca
+ffffffff828ee028 R xge_devices
+ffffffff828ee030 r xge_fix_mac
+ffffffff828ee110 r xge_xena_dtx_cfg
+ffffffff828ee170 r xge_herc_dtx_cfg
+ffffffff828ef000 R thtc_ca
+ffffffff828ef028 R tht_ca
+ffffffff828ef050 r thtc_devices
+ffffffff828ef068 r tht_link_state.interval
+ffffffff828f0000 R myx_ca
+ffffffff828f0028 R myx_devices
+ffffffff828f1000 R oce_ca
+ffffffff828f1030 R oce_devices
+ffffffff828f2000 R dc_pci_ca
+ffffffff828f3000 R epic_pci_ca
+ffffffff828f3028 R epic_pci_devices
+ffffffff828f4000 R ti_pci_ca
+ffffffff828f4030 R ti_devices
+ffffffff828f5000 R ne_pci_ca
+ffffffff828f5030 R ne_pci_prod
+ffffffff828f6000 R gem_pci_ca
+ffffffff828f6030 R gem_pci_devices
+ffffffff828f6050 r gem_promhdr
+ffffffff828f6052 r gem_promdat
+ffffffff828f605a r gem_promdat2
+ffffffff828f7000 R cas_ca
+ffffffff828f7028 R cas_pci_devices
+ffffffff828f7030 r cas_promhdr
+ffffffff828f7032 r cas_promdat_sun
+ffffffff828f703a r cas_promdat_ns
+ffffffff828f7042 r cas_promdat2
+ffffffff828f8000 R sf_pci_ca
+ffffffff828f8028 R sf_pci_products
+ffffffff828f9000 R sis_ca
+ffffffff828f9028 R sis_devices
+ffffffff828fa000 R se_devices
+ffffffff828fa008 R se_ca
+ffffffff828fb000 R uhci_pci_ca
+ffffffff828fc000 R ohci_pci_ca
+ffffffff828fd000 R ehci_pci_ca
+ffffffff828fe000 R xhci_pci_ca
+ffffffff828ff000 R cbb_pci_ca
+ffffffff828ff028 r pccbb_pcmcia_do_io_map.pcic_iowidth
+ffffffff82900000 R skc_devices
+ffffffff82900030 R skc_ca
+ffffffff82900058 R sk_ca
+ffffffff82901000 R mskc_devices
+ffffffff829010a8 R mskc_ca
+ffffffff829010d0 R msk_ca
+ffffffff82901100 r msk_mib
+ffffffff82902000 R puc_pci_ca
+ffffffff82903000 R puc_devs
+ffffffff82908000 R com_puc_ca
+ffffffff82908030 r puc_port_types
+ffffffff82909000 R lpt_puc_ca
+ffffffff8290a000 R wi_pci_ca
+ffffffff8290a030 r wi_pci_products
+ffffffff8290b000 R an_pci_ca
+ffffffff8290b030 R an_pci_devices
+ffffffff8290c000 R iwi_devices
+ffffffff8290c010 R iwi_ca
+ffffffff8290d000 R wpi_ca
+ffffffff8290d028 r wpi_devices
+ffffffff8290d030 r wpi_rates
+ffffffff8290d050 r wpi_rf_gain_5ghz
+ffffffff8290d0a0 r wpi_dsp_gain_5ghz
+ffffffff8290d0f0 r wpi_rf_gain_2ghz
+ffffffff8290d140 r wpi_dsp_gain_2ghz
+ffffffff8290d190 r wpi_pmgt
+ffffffff8290d310 r wpi_bands
+ffffffff8290e000 R iwn_mcs2ridx
+ffffffff8290e020 R iwn_ca
+ffffffff8290e050 r iwn_devices
+ffffffff8290e0e8 r iwn4965_sensitivity_limits
+ffffffff8290e124 r iwn5000_sensitivity_limits
+ffffffff8290e160 r iwn5150_sensitivity_limits
+ffffffff8290e19c r iwn1000_sensitivity_limits
+ffffffff8290e1d8 r iwn6000_sensitivity_limits
+ffffffff8290e214 r iwn2000_sensitivity_limits
+ffffffff8290e250 r iwn_fw_errmsg
+ffffffff8290e340 r iwn4965_set_txpower.tdiv
+ffffffff8290e360 r iwn4965_rf_gain_5ghz
+ffffffff8290e3d0 r iwn4965_dsp_gain_5ghz
+ffffffff8290e440 r iwn4965_dsp_gain_2ghz
+ffffffff8290e4b0 r iwn_pmgt
+ffffffff8290e6f0 r iwn4965_post_alive.qid2fifo
+ffffffff8290e700 r iwn_bands
+ffffffff8290e770 r iwn_rates
+ffffffff8290e820 r iwn4965_rf_gain_2ghz
+ffffffff8290f000 R iwm_nvm_channels
+ffffffff8290f030 R iwm_nvm_channels_8000
+ffffffff8290f070 R iwm_rates
+ffffffff8290f0d0 R iwm_ht_mcs2ridx
+ffffffff8290f110 R iwm_tid_to_ac
+ffffffff8290f118 R iwm_ac_to_tx_fifo
+ffffffff8290f120 R iwm_nvm_to_read
+ffffffff8290f144 r iwm_set_hw_address_8000.reserved_mac
+ffffffff8290f180 r iwm_sf_full_timeout
+ffffffff8290f1b0 r iwm_sf_full_timeout_def
+ffffffff8290f1e0 r advanced_lookup
+ffffffff8290f320 r iwm_devices
+ffffffff8290f360 R iwm_ca
+ffffffff82910000 R iwx_9560_quz_a0_jf_b0_cfg
+ffffffff82910020 R iwx_9560_qu_c0_jf_b0_cfg
+ffffffff82910040 R iwx_qu_b0_hr1_b0
+ffffffff82910060 R iwx_qu_b0_hr_b0
+ffffffff82910080 R iwx_ax201_cfg_qu_hr
+ffffffff829100a0 R iwx_qu_c0_hr1_b0
+ffffffff829100c0 R iwx_qu_c0_hr_b0
+ffffffff829100e0 R iwx_ax201_cfg_qu_c0_hr_b0
+ffffffff82910100 R iwx_quz_a0_hr1_b0
+ffffffff82910120 R iwx_ax201_cfg_quz_hr
+ffffffff82910140 R iwx_cfg_so_a0_hr_b0
+ffffffff82910160 R iwx_cfg_quz_a0_hr_b0
+ffffffff82910180 R iwx_2ax_cfg_so_gf_a0
+ffffffff829101a0 R iwx_2ax_cfg_so_gf_a0_long
+ffffffff829101c0 R iwx_2ax_cfg_so_gf4_a0
+ffffffff829101e0 R iwx_2ax_cfg_so_gf4_a0_long
+ffffffff82910200 R iwx_2ax_cfg_ty_gf_a0
+ffffffff82910220 R iwx_2ax_cfg_so_jf_b0
+ffffffff82910240 R iwx_nvm_channels_8000
+ffffffff82910280 R iwx_rates
+ffffffff829102e0 R iwx_mcs2ridx
+ffffffff82910320 R iwx_tid_to_ac
+ffffffff82910328 R iwx_ac_to_tx_fifo
+ffffffff82910330 r iwx_nvm_channels_uhb
+ffffffff8291039e r iwx_is_valid_mac_addr.reserved_mac
+ffffffff829103b0 r iwx_sf_full_timeout
+ffffffff829103e0 r iwx_sf_full_timeout_def
+ffffffff82910410 r advanced_lookup
+ffffffff82910550 r iwx_devices
+ffffffff82910590 r iwx_dev_info_table
+ffffffff82910de8 R iwx_ca
+ffffffff82911000 R cmpci_ca
+ffffffff82911028 R cmpci_hw_if
+ffffffff829110e0 r cmpci_rate_table
+ffffffff82911120 R cmpci_devices
+ffffffff82911130 r cmpci_query_devinfo.mixer_port_names
+ffffffff82911160 r cmpci_query_devinfo.mixer_classes
+ffffffff82912000 R iha_pci_ca
+ffffffff82912028 R iha_switch
+ffffffff82913000 R pcscp_ca
+ffffffff82914000 R bge_ca
+ffffffff82914030 R bge_devices
+ffffffff829141b0 r bge_revisions
+ffffffff82914610 r bge_majorrevs
+ffffffff82915000 R bnx_devices
+ffffffff82915020 R bnx_ca
+ffffffff82916000 R vge_ca
+ffffffff82916028 R vge_devices
+ffffffff82917000 R stge_ca
+ffffffff82917028 R stge_mii_bitbang_ops
+ffffffff82917050 R stge_devices
+ffffffff82918000 R nfe_ca
+ffffffff82918030 R nfe_devices
+ffffffff82919000 R et_devices
+ffffffff82919008 R et_ca
+ffffffff8291a000 R jme_devices
+ffffffff8291a008 R jme_ca
+ffffffff8291b000 R age_devices
+ffffffff8291b008 R age_ca
+ffffffff8291c000 R alc_devices
+ffffffff8291c038 R alc_ca
+ffffffff8291d000 R ale_devices
+ffffffff8291d008 R ale_ca
+ffffffff8291e000 R amdpm_ca
+ffffffff8291e030 R amdpm_ids
+ffffffff8291f000 R bce_ca
+ffffffff8291f028 R bce_devices
+ffffffff82920000 R ath_pci_ca
+ffffffff82921000 R athn_pci_ca
+ffffffff82921030 r athn_pci_devices
+ffffffff82922000 R atw_pci_ca
+ffffffff82922028 R atw_pci_devices
+ffffffff82923000 R rtw_pci_ca
+ffffffff82923030 R rtw_pci_products
+ffffffff82924000 R rtwn_pci_ca
+ffffffff82924030 r rtwn_pci_devices
+ffffffff82924040 r rtl8188eu_mac
+ffffffff829241b0 r rtl8192cu_mac
+ffffffff82924310 r rtl8192ce_mac
+ffffffff82924458 r rtl8188eu_bb_prog
+ffffffff82924480 r rtl8723a_bb_prog
+ffffffff829244a8 r rtl8192ce_bb_prog_1t
+ffffffff829244d0 r rtl8192ce_bb_prog_2t
+ffffffff82924500 r rtl8188eu_bb_regs
+ffffffff82924680 r rtl8188eu_bb_vals
+ffffffff82924980 r rtl8188eu_agc_vals
+ffffffff82924b80 r rtl8723a_bb_regs
+ffffffff82924d00 r rtl8723a_bb_vals
+ffffffff82924ff0 r rtl8192ce_agc_vals
+ffffffff82925270 r rtl8192ce_bb_regs
+ffffffff829253f0 r rtl8192ce_bb_vals_1t
+ffffffff829256e0 r rtl8192ce_bb_vals_2t
+ffffffff82926000 R ral_pci_ca
+ffffffff82926030 R ral_pci_devices
+ffffffff82927000 R acx_pci_ca
+ffffffff82927028 R acx_pci_devices
+ffffffff82928000 R pgt_pci_ca
+ffffffff82928028 R pgt_pci_devices
+ffffffff82929000 R malo_pci_ca
+ffffffff82929028 R malo_pci_devices
+ffffffff8292a000 R bwi_pci_ca
+ffffffff8292a030 R bwi_pci_devices
+ffffffff8292b000 R piixpm_ca
+ffffffff8292b030 R piixpm_ids
+ffffffff8292c000 R vic_ca
+ffffffff8292c028 R vic_devices
+ffffffff8292d000 R vmx_devices
+ffffffff8292d008 R vmx_ca
+ffffffff8292d030 r vmx_tx_kstat_tpl
+ffffffff8292d0d0 r vmx_kstat_rate
+ffffffff8292d0e0 r vmx_rx_kstat_tpl
+ffffffff8292e000 R vmwpvs_ca
+ffffffff8292e028 R vmwpvs_switch
+ffffffff8292f000 R lii_ca
+ffffffff8292f028 R lii_devices
+ffffffff82930000 R ichiic_ca
+ffffffff82930030 R ichiic_ids
+ffffffff82931000 R viapm_ca
+ffffffff82931030 R viapm_ids
+ffffffff82931070 r val_to_temp
+ffffffff82931870 r val_to_uV.mult
+ffffffff82932000 R amdiic_ca
+ffffffff82932028 R amdiic_ids
+ffffffff82933000 R nviic_ca
+ffffffff82933030 R nviic_ids
+ffffffff82934000 R sdhc_pci_ca
+ffffffff82935000 R kate_ca
+ffffffff82935030 r kate_proc
+ffffffff82936000 R km_ca
+ffffffff82936030 r km_devices
+ffffffff82937000 R ksmn_ca
+ffffffff82937030 r ksmn_devices
+ffffffff82938000 R iosf_pci_ca
+ffffffff82939000 R itherm_devices
+ffffffff82939008 R itherm_ca
+ffffffff8293a000 R pchtemp_ca
+ffffffff8293a030 R pchtemp_devices
+ffffffff8293b000 R rtsx_pci_ca
+ffffffff8293c000 R xspd_ca
+ffffffff8293c028 R xspd_devices
+ffffffff8293d000 R virtio_pci_ca
+ffffffff8293e000 R dwiic_pci_ca
+ffffffff8293e030 R dwiic_pci_ids
+ffffffff8293f000 R bwfm_pci_ca
+ffffffff8293f030 r bwfm_pci_devices
+ffffffff82940000 R ccp_pci_ca
+ffffffff82940030 r ccp_pci_devices
+ffffffff82941000 R bnxt_devices
+ffffffff82941040 R bnxt_ca
+ffffffff82942000 R mcx_ca
+ffffffff82942030 r mcx_devices
+ffffffff82942060 r mcx_rss_config
+ffffffff829420d0 r mcx_eth_cap_map
+ffffffff829422d0 r mcx_kstat_ppcnt_ieee8023
+ffffffff829422e8 r mcx_kstat_ppcnt_rfc2863
+ffffffff82942300 r mcx_kstat_ppcnt_rfc2819
+ffffffff82942318 r mcx_kstat_ppcnt_rfc3635
+ffffffff82942330 r mcx_ppcnt_ieee8023_tpl
+ffffffff829424b0 r mcx_ppcnt_rfc2863_tpl
+ffffffff829425c0 r mcx_ppcnt_rfc2819_tpl
+ffffffff82942770 r mcx_ppcnt_rfc3635_tpl
+ffffffff829428b0 r mcx_kstat_mtmp_tpl
+ffffffff82942950 r mcx_kstat_mtmp_rate
+ffffffff82942960 r mcx_queue_kstat_tpl
+ffffffff82943000 R iavf_ca
+ffffffff82943030 r iavf_devices
+ffffffff82943040 r iavf_aq_regs
+ffffffff829430b0 r iavf_link_speeds
+ffffffff82944000 R rge_ca
+ffffffff82944028 R rge_devices
+ffffffff82944030 r rtl8125_mac_cfg2_ephy
+ffffffff82944090 r rge_phy_config_mac_cfg3.mac_cfg3_a438_value
+ffffffff829440b0 r rge_phy_config_mac_cfg3.mac_cfg3_b88e_value
+ffffffff82944110 r rge_phy_config_mac_cfg4.mac_cfg4_b87c_value
+ffffffff82944170 r rtl8125_mac_cfg4_ephy
+ffffffff829441e0 r rtl8125_mac_cfg2_mcu
+ffffffff82944e80 r rtl8125_mac_cfg3_mcu
+ffffffff82945720 r rtl8125_mac_cfg4_mcu
+ffffffff82947d10 r rtl8125_mac_cfg5_mcu
+ffffffff82948c10 r rtl8125_mac_bps
+ffffffff82948f80 r rtl8125b_mac_bps
+ffffffff82949120 r rge_kstats_tpl
+ffffffff8294a000 R igc_devices
+ffffffff8294a040 R igc_ca
+ffffffff8294b000 R ngbe_devices
+ffffffff8294b008 R ngbe_ca
+ffffffff8294c000 R com_pci_ca
+ffffffff8294c030 R com_pci_ids
+ffffffff8294d000 r agp_attach.agp_max
+ffffffff8294d048 R agp_ca
+ffffffff8294e000 R intagp_ca
+ffffffff8294f000 r drm_plane_create_rotation_property.props
+ffffffff82950000 r drm_bridge_priv_state_funcs
+ffffffff82952000 r color_encoding_name
+ffffffff82952020 r color_range_name
+ffffffff82953000 r drm_subpixel_enum_list
+ffffffff82953060 r drm_dpms_enum_list
+ffffffff829530a0 r drm_dvi_i_select_enum_list
+ffffffff829530d0 r drm_dvi_i_subconnector_enum_list
+ffffffff82953100 r drm_tv_select_enum_list
+ffffffff82953150 r drm_tv_subconnector_enum_list
+ffffffff829531a0 r drm_dp_subconnector_enum_list
+ffffffff82953210 r drm_link_status_enum_list
+ffffffff82953230 r drm_scaling_mode_enum_list
+ffffffff82953270 r drm_aspect_ratio_enum_list
+ffffffff829532a0 r hdmi_colorspaces
+ffffffff82953370 r dp_colorspaces
+ffffffff82953450 r drm_content_type_enum_list
+ffffffff829534a0 r drm_panel_orientation_enum_list
+ffffffff829534e0 r privacy_screen_enum
+ffffffff82954000 r drm_crtc_fence_ops
+ffffffff82955000 r drm_dmt_modes
+ffffffff82957940 r edid_cea_modes_1
+ffffffff8295b4d0 r edid_cea_modes_193
+ffffffff8295c180 r edid_quirk_list
+ffffffff8295c350 r edid_4k_modes
+ffffffff8295c5b0 r edid_est_modes
+ffffffff8295cdb0 r est3_modes
+ffffffff8295cf10 r stereo_mandatory_modes
+ffffffff8295cf90 r extra_modes
+ffffffff8295d000 r drm_encoder_enum_list
+ffffffff8295e000 r drm_fbdev_client_funcs
+ffffffff8295e020 r drm_fb_helper_generic_funcs
+ffffffff8295e028 r drm_fbdev_fb_ops
+ffffffff8295f000 r drm_fb_xrgb8888_to_rgb332.dst_pixsize
+ffffffff8295f004 r drm_fb_xrgb8888_to_rgb565.dst_pixsize
+ffffffff8295f008 r drm_fb_xrgb8888_to_rgb888.dst_pixsize
+ffffffff8295f00c r drm_fb_xrgb8888_to_xrgb2101010.dst_pixsize
+ffffffff8295f010 r drm_fb_xrgb8888_to_gray8.dst_pixsize
+ffffffff8295f014 r drm_fb_rgb888_to_xrgb8888.dst_pixsize
+ffffffff8295f018 r drm_fb_rgb565_to_xrgb8888.dst_pixsize
+ffffffff82960000 r __drm_format_info.formats
+ffffffff82961000 R drm_pgops
+ffffffff82962000 r drm_ioctls
+ffffffff82964000 r dma_fence_stub_ops
+ffffffff82964038 R dma_fence_array_ops
+ffffffff82964070 R dma_fence_chain_ops
+ffffffff829640a8 R dmabufops
+ffffffff829640e0 R syncfileops
+ffffffff82965000 r drm_plane_type_enum_list
+ffffffff82966000 r drm_mode_status_names
+ffffffff82967000 r primary_plane_funcs
+ffffffff82967068 r safe_modeset_formats
+ffffffff82968000 r orientation_data
+ffffffff8296b5c0 r lcd800x1280_rightside_up
+ffffffff8296b5d8 r lcd720x1280_rightside_up
+ffffffff8296b5f0 r lcd800x1280_leftside_up
+ffffffff8296b608 r lcd1080x1920_leftside_up
+ffffffff8296b620 r lcd1200x1920_rightside_up
+ffffffff8296b638 r gpd_micropc
+ffffffff8296b650 r gpd_pocket
+ffffffff8296b668 r gpd_pocket2
+ffffffff8296b680 r gpd_win
+ffffffff8296b698 r gpd_win2
+ffffffff8296b6b0 r itworks_tw891
+ffffffff8296b6c8 r lcd1600x2560_rightside_up
+ffffffff8296b6e0 r onegx1_pro
+ffffffff8296b6f8 r lcd1600x2560_leftside_up
+ffffffff8296b710 r lcd1280x1920_rightside_up
+ffffffff8296b728 r .compoundliteral
+ffffffff8296b738 r .compoundliteral.5
+ffffffff8296b760 r .compoundliteral.9
+ffffffff8296b780 r .compoundliteral.17
+ffffffff8296b7c0 r .compoundliteral.21
+ffffffff8296b7e0 r .compoundliteral.23
+ffffffff8296b7f0 r .compoundliteral.25
+ffffffff8296c000 r drm_gem_prime_dmabuf_ops
+ffffffff8296e000 r is_hdmi_adaptor.dp_dual_mode_hdmi_id
+ffffffff8296f000 r drm_dp_phy_name.phy_names
+ffffffff8296f048 r drm_dp_i2c_algo
+ffffffff8296f058 r drm_dp_i2c_lock_ops
+ffffffff8296f070 r dp_aux_bl_ops
+ffffffff8296f090 r dpcd_quirk_list
+ffffffff8296f320 r drm_dp_psr_setup_time.psr_setup_time_us
+ffffffff82970000 R drm_dp_mst_topology_state_funcs
+ffffffff82970020 r drm_dp_mst_req_type_str.req_type_str
+ffffffff829701f0 r drm_dp_mst_sideband_tx_state_str.sideband_reason_str
+ffffffff82970220 r drm_dp_mst_nak_reason_str.nak_reason_str
+ffffffff82970278 r drm_dp_mst_i2c_algo
+ffffffff82971000 r hdmi_colorimetry_val
+ffffffff82972000 r ttm_bo_init_reserved.sys_mem
+ffffffff82973000 r ttm_bo_pipeline_gutting.sys_mem
+ffffffff82974018 R ttm_bo_vm_ops
+ffffffff82975000 r ttm_range_manager_func
+ffffffff82976018 r ttm_kmap_iter_io_ops
+ffffffff82976030 r ttm_kmap_iter_linear_io_ops
+ffffffff82977000 r ttm_sys_manager_func
+ffffffff82978000 r ttm_kmap_iter_tt_ops
+ffffffff82979000 r drm_sched_fence_ops_scheduled
+ffffffff82979038 r drm_sched_fence_ops_finished
+ffffffff8297a000 R ch7017_ops
+ffffffff8297b000 R ch7xxx_ops
+ffffffff8297b060 r ch7xxx_ids
+ffffffff8297c000 R ivch_ops
+ffffffff8297c060 r backup_addresses
+ffffffff8297d000 R ns2501_ops
+ffffffff8297d060 r mode_agnostic_values
+ffffffff8297d0e0 r ns2501_modes
+ffffffff8297e000 R sil164_ops
+ffffffff8297f000 R tfp410_ops
+ffffffff82980000 r chv_dpll
+ffffffff82980050 r vlv_dpll
+ffffffff829800a0 r g4x_dpll
+ffffffff829800f0 r pch_dpll
+ffffffff82980138 r intel_dp_enc_funcs
+ffffffff82981000 r intel_hdmi_enc_funcs
+ffffffff82982000 r vlv_primary_formats
+ffffffff82982030 r ivb_primary_formats
+ffffffff82982050 r i965_primary_formats
+ffffffff82982070 r i8xx_primary_formats
+ffffffff82982080 r i965_plane_funcs
+ffffffff829820e8 r i8xx_plane_funcs
+ffffffff82983000 r gen11_dsi_encoder_funcs
+ffffffff82983020 r gen11_dsi_connector_funcs
+ffffffff82983098 r gen11_dsi_connector_helper_funcs
+ffffffff829830e8 r gen11_dsi_host_ops
+ffffffff82984000 r intel_plane_helper_funcs
+ffffffff82985000 r g4x_audio_funcs
+ffffffff82985010 r ilk_audio_funcs
+ffffffff82985020 r hsw_audio_funcs
+ffffffff82985030 r hdmi_audio_clock
+ffffffff829850a0 r dp_aud_n_m
+ffffffff82985250 r hdmi_aud_ncts_36bpp
+ffffffff82985330 r hdmi_aud_ncts_30bpp
+ffffffff82985410 r hdmi_aud_ncts_24bpp
+ffffffff82986000 r intel_backlight_device_ops
+ffffffff82986018 r bxt_pwm_funcs
+ffffffff82986048 r cnp_pwm_funcs
+ffffffff82986078 r lpt_pwm_funcs
+ffffffff829860a8 r spt_pwm_funcs
+ffffffff829860d8 r pch_pwm_funcs
+ffffffff82986108 r ext_pwm_funcs
+ffffffff82986138 r vlv_pwm_funcs
+ffffffff82986168 r i965_pwm_funcs
+ffffffff82986198 r i9xx_pwm_funcs
+ffffffff829861c8 r pwm_bl_funcs
+ffffffff82987000 r bdb_blocks
+ffffffff82987160 r translate_iboost.mapping
+ffffffff82987163 r adlp_ddc_pin_map
+ffffffff8298716a r adls_ddc_pin_map
+ffffffff82987170 r rkl_pch_tgp_ddc_pin_map
+ffffffff82987175 r icp_ddc_pin_map
+ffffffff8298717f r cnp_ddc_pin_map
+ffffffff82988000 r mtl_sa_info
+ffffffff82988006 r adlp_sa_info
+ffffffff8298800c r adls_sa_info
+ffffffff82988012 r rkl_sa_info
+ffffffff82988018 r tgl_sa_info
+ffffffff82988020 r intel_bw_funcs
+ffffffff82989000 r intel_cdclk_funcs
+ffffffff82989010 r dg2_cdclk_table
+ffffffff829890c0 r adlp_a_step_cdclk_table
+ffffffff82989140 r adlp_cdclk_table
+ffffffff82989200 r rkl_cdclk_table
+ffffffff829892f0 r icl_cdclk_table
+ffffffff829893e0 r glk_cdclk_table
+ffffffff82989410 r bxt_cdclk_table
+ffffffff82989458 r tgl_cdclk_funcs
+ffffffff82989478 r ehl_cdclk_funcs
+ffffffff82989498 r icl_cdclk_funcs
+ffffffff829894b8 r bxt_cdclk_funcs
+ffffffff829894d8 r skl_cdclk_funcs
+ffffffff829894f8 r bdw_cdclk_funcs
+ffffffff82989518 r hsw_cdclk_funcs
+ffffffff82989538 r chv_cdclk_funcs
+ffffffff82989558 r vlv_cdclk_funcs
+ffffffff82989578 r fixed_400mhz_cdclk_funcs
+ffffffff82989598 r ilk_cdclk_funcs
+ffffffff829895b8 r gm45_cdclk_funcs
+ffffffff829895d8 r g33_cdclk_funcs
+ffffffff829895f8 r g33_get_cdclk.div_3200
+ffffffff829895fe r g33_get_cdclk.div_4000
+ffffffff82989604 r g33_get_cdclk.div_4800
+ffffffff8298960a r g33_get_cdclk.div_5333
+ffffffff82989610 r i965gm_cdclk_funcs
+ffffffff82989630 r i965gm_get_cdclk.div_3200
+ffffffff82989633 r i965gm_get_cdclk.div_4000
+ffffffff82989636 r i965gm_get_cdclk.div_5333
+ffffffff82989640 r pnv_cdclk_funcs
+ffffffff82989660 r i945gm_cdclk_funcs
+ffffffff82989680 r i915gm_cdclk_funcs
+ffffffff829896a0 r i915g_cdclk_funcs
+ffffffff829896c0 r i865g_cdclk_funcs
+ffffffff829896e0 r i85x_cdclk_funcs
+ffffffff82989700 r i845g_cdclk_funcs
+ffffffff82989720 r i830_cdclk_funcs
+ffffffff8298a000 r chv_color_funcs
+ffffffff8298a028 r i965_color_funcs
+ffffffff8298a050 r i9xx_color_funcs
+ffffffff8298a078 r icl_color_funcs
+ffffffff8298a0a0 r glk_color_funcs
+ffffffff8298a0c8 r skl_color_funcs
+ffffffff8298a0f0 r bdw_color_funcs
+ffffffff8298a118 r hsw_color_funcs
+ffffffff8298a140 r ivb_color_funcs
+ffffffff8298a168 r ilk_color_funcs
+ffffffff8298a190 r ilk_csc_off_zero
+ffffffff8298a1a0 r ilk_csc_coeff_rgb_to_ycbcr
+ffffffff8298a1b2 r ilk_csc_postoff_rgb_to_ycbcr
+ffffffff8298a1c0 r ilk_csc_coeff_limited_range
+ffffffff8298a1d2 r ilk_csc_postoff_limited_range
+ffffffff8298a1e0 r ilk_csc_coeff_identity
+ffffffff8298b000 r icl_procmon_values
+ffffffff8298c000 r force_audio_names
+ffffffff8298c040 r broadcast_rgb_names
+ffffffff8298d000 r intel_crt_connector_funcs
+ffffffff8298d078 r intel_crt_enc_funcs
+ffffffff8298d098 r intel_crt_connector_helper_funcs
+ffffffff8298d0f0 r intel_spurious_crt_detect
+ffffffff8298e000 r g4x_crtc_funcs
+ffffffff8298e0c0 r i965_crtc_funcs
+ffffffff8298e180 r i915gm_crtc_funcs
+ffffffff8298e240 r i915_crtc_funcs
+ffffffff8298e300 r i8xx_crtc_funcs
+ffffffff8298e3c0 r bdw_crtc_funcs
+ffffffff8298e480 r ilk_crtc_funcs
+ffffffff8298f000 r output_type_str
+ffffffff8298f060 r output_format_str
+ffffffff82990000 r intel_cursor_plane_funcs
+ffffffff82990068 r intel_cursor_formats
+ffffffff82991000 r intel_ddi_funcs
+ffffffff82991020 r index_to_dp_signal_levels
+ffffffff82991030 r gen9_chicken_trans_reg_by_port.trans
+ffffffff82992000 r tgl_combo_phy_trans_edp_hbr2_hobl
+ffffffff82992010 r _tgl_combo_phy_trans_edp_hbr2_hobl
+ffffffff82992080 r dg2_snps_trans_uhbr
+ffffffff82992090 r dg2_snps_trans
+ffffffff829920a0 r _dg2_snps_trans_uhbr
+ffffffff82992160 r _dg2_snps_trans
+ffffffff829921d8 r icl_combo_phy_trans_hdmi
+ffffffff829921f0 r _icl_combo_phy_trans_hdmi
+ffffffff82992248 r adlp_combo_phy_trans_edp_hbr3
+ffffffff82992258 r adlp_combo_phy_trans_edp_up_to_hbr2
+ffffffff82992270 r _adlp_combo_phy_trans_dp_hbr2_edp_hbr3
+ffffffff829922f0 r _adlp_combo_phy_trans_edp_hbr2
+ffffffff82992368 r adlp_combo_phy_trans_dp_hbr2_hbr3
+ffffffff82992378 r adlp_combo_phy_trans_dp_hbr
+ffffffff82992390 r _adlp_combo_phy_trans_dp_hbr2_hbr3
+ffffffff82992410 r _adlp_combo_phy_trans_dp_hbr
+ffffffff82992488 r tgl_dkl_phy_trans_hdmi
+ffffffff829924a0 r _tgl_dkl_phy_trans_hdmi
+ffffffff82992518 r adlp_dkl_phy_trans_dp_hbr2_hbr3
+ffffffff82992528 r adlp_dkl_phy_trans_dp_hbr
+ffffffff82992540 r _adlp_dkl_phy_trans_dp_hbr2_hbr3
+ffffffff829925c0 r _adlp_dkl_phy_trans_dp_hbr
+ffffffff82992638 r adls_combo_phy_trans_edp_hbr3
+ffffffff82992648 r adls_combo_phy_trans_edp_hbr2
+ffffffff82992660 r _adls_combo_phy_trans_edp_hbr3
+ffffffff829926e0 r _adls_combo_phy_trans_edp_hbr2
+ffffffff82992758 r adls_combo_phy_trans_dp_hbr2_hbr3
+ffffffff82992768 r tgl_combo_phy_trans_dp_hbr
+ffffffff82992780 r _adls_combo_phy_trans_dp_hbr2_hbr3
+ffffffff82992800 r _tgl_combo_phy_trans_dp_hbr
+ffffffff82992878 r icl_combo_phy_trans_dp_hbr2_edp_hbr3
+ffffffff82992888 r icl_combo_phy_trans_edp_hbr2
+ffffffff829928a0 r _icl_combo_phy_trans_dp_hbr2_edp_hbr3
+ffffffff82992920 r _icl_combo_phy_trans_edp_hbr2
+ffffffff82992998 r rkl_combo_phy_trans_dp_hbr2_hbr3
+ffffffff829929a8 r rkl_combo_phy_trans_dp_hbr
+ffffffff829929c0 r _rkl_combo_phy_trans_dp_hbr2_hbr3
+ffffffff82992a40 r _rkl_combo_phy_trans_dp_hbr
+ffffffff82992ab8 r dg1_combo_phy_trans_dp_hbr2_hbr3
+ffffffff82992ac8 r dg1_combo_phy_trans_dp_rbr_hbr
+ffffffff82992ae0 r _dg1_combo_phy_trans_dp_hbr2_hbr3
+ffffffff82992b60 r _dg1_combo_phy_trans_dp_rbr_hbr
+ffffffff82992bd8 r tgl_uy_combo_phy_trans_dp_hbr2
+ffffffff82992be8 r tgl_combo_phy_trans_dp_hbr2
+ffffffff82992c00 r _tgl_uy_combo_phy_trans_dp_hbr2
+ffffffff82992c80 r _tgl_combo_phy_trans_dp_hbr2
+ffffffff82992cf8 r tgl_dkl_phy_trans_dp_hbr2
+ffffffff82992d08 r tgl_dkl_phy_trans_dp_hbr
+ffffffff82992d20 r _tgl_dkl_phy_trans_dp_hbr2
+ffffffff82992da0 r _tgl_dkl_phy_trans_dp_hbr
+ffffffff82992e18 r jsl_combo_phy_trans_edp_hbr2
+ffffffff82992e28 r jsl_combo_phy_trans_edp_hbr
+ffffffff82992e40 r _jsl_combo_phy_trans_edp_hbr2
+ffffffff82992ec0 r _jsl_combo_phy_trans_edp_hbr
+ffffffff82992f38 r ehl_combo_phy_trans_dp
+ffffffff82992f48 r ehl_combo_phy_trans_edp_hbr2
+ffffffff82992f60 r _ehl_combo_phy_trans_edp_hbr2
+ffffffff82992fe0 r _ehl_combo_phy_trans_dp
+ffffffff82993058 r icl_mg_phy_trans_hdmi
+ffffffff82993070 r _icl_mg_phy_trans_hdmi
+ffffffff829930e8 r icl_mg_phy_trans_hbr2_hbr3
+ffffffff829930f8 r icl_mg_phy_trans_rbr_hbr
+ffffffff82993110 r _icl_mg_phy_trans_hbr2_hbr3
+ffffffff82993190 r _icl_mg_phy_trans_rbr_hbr
+ffffffff82993208 r bxt_trans_hdmi
+ffffffff82993218 r bxt_trans_edp
+ffffffff82993228 r bxt_trans_dp
+ffffffff82993240 r _bxt_trans_hdmi
+ffffffff829932c0 r _bxt_trans_edp
+ffffffff82993340 r _bxt_trans_dp
+ffffffff829933b8 r skl_y_trans_hdmi
+ffffffff829933c8 r skl_y_trans_edp
+ffffffff829933d8 r kbl_y_trans_dp
+ffffffff829933f0 r _skl_y_trans_hdmi
+ffffffff82993480 r _skl_y_trans_edp
+ffffffff82993500 r _kbl_y_trans_dp
+ffffffff82993570 r skl_trans_hdmi
+ffffffff82993580 r skl_u_trans_edp
+ffffffff82993590 r kbl_u_trans_dp
+ffffffff829935a0 r _skl_trans_hdmi
+ffffffff82993630 r _skl_u_trans_edp
+ffffffff829936b0 r _kbl_u_trans_dp
+ffffffff82993720 r skl_trans_edp
+ffffffff82993730 r kbl_trans_dp
+ffffffff82993740 r _skl_trans_edp
+ffffffff829937c0 r _kbl_trans_dp
+ffffffff82993830 r skl_y_trans_dp
+ffffffff82993840 r _skl_y_trans_dp
+ffffffff829938b0 r skl_u_trans_dp
+ffffffff829938c0 r _skl_u_trans_dp
+ffffffff82993930 r skl_trans_dp
+ffffffff82993940 r _skl_trans_dp
+ffffffff829939b0 r bdw_trans_fdi
+ffffffff829939c0 r bdw_trans_hdmi
+ffffffff829939d0 r bdw_trans_edp
+ffffffff829939e0 r bdw_trans_dp
+ffffffff829939f0 r _bdw_trans_fdi
+ffffffff82993a60 r _bdw_trans_hdmi
+ffffffff82993ae0 r _bdw_trans_edp
+ffffffff82993b50 r _bdw_trans_dp
+ffffffff82993bc0 r hsw_trans_fdi
+ffffffff82993bd0 r hsw_trans_hdmi
+ffffffff82993be0 r hsw_trans_dp
+ffffffff82993bf0 r _hsw_trans_fdi
+ffffffff82993c60 r _hsw_trans_hdmi
+ffffffff82993cf0 r _hsw_trans_dp
+ffffffff82994000 r load_detect_mode
+ffffffff82994078 r skl_display_funcs
+ffffffff829940a0 r ddi_display_funcs
+ffffffff829940c8 r pch_split_display_funcs
+ffffffff829940f0 r vlv_display_funcs
+ffffffff82994118 r i9xx_display_funcs
+ffffffff82994158 r intel_mode_funcs
+ffffffff829941a0 r intel_mode_config_funcs
+ffffffff82995000 r wa_1409767108_buddy_page_masks
+ffffffff82995050 r tgl_buddy_page_masks
+ffffffff829950a0 r d13_port_domains
+ffffffff82995100 r d12_port_domains
+ffffffff82995140 r d11_port_domains
+ffffffff82995180 r i9xx_port_domains
+ffffffff82996000 r xelpdp_power_wells
+ffffffff82996030 r xelpd_power_wells
+ffffffff82996060 r dg1_power_wells
+ffffffff829960a0 r adls_power_wells
+ffffffff829960e0 r rkl_power_wells
+ffffffff82996120 r tgl_power_wells
+ffffffff82996170 r icl_power_wells
+ffffffff829961a0 r glk_power_wells
+ffffffff829961d0 r bxt_power_wells
+ffffffff82996200 r skl_power_wells
+ffffffff82996230 r chv_power_wells
+ffffffff82996250 r bdw_power_wells
+ffffffff82996270 r hsw_power_wells
+ffffffff82996290 r vlv_power_wells
+ffffffff829962b0 r i830_power_wells
+ffffffff829962d0 r i9xx_power_wells
+ffffffff829962e0 r i9xx_pwdoms_always_on
+ffffffff829962f0 r .compoundliteral
+ffffffff82996308 r .compoundliteral.6
+ffffffff82996320 r i9xx_power_wells_always_on
+ffffffff82996338 r .compoundliteral.10
+ffffffff82996338 r .compoundliteral.8
+ffffffff82996350 r .compoundliteral.11
+ffffffff82996360 r icl_power_wells_pw_1
+ffffffff82996378 r xelpdp_pwdoms_dc_off
+ffffffff82996388 r .compoundliteral.14
+ffffffff829963a0 r .compoundliteral.15
+ffffffff829963b0 r xelpdp_pwdoms_pw_2
+ffffffff829963c0 r .compoundliteral.17
+ffffffff829963d8 r .compoundliteral.18
+ffffffff829963e8 r xelpd_pwdoms_pw_a
+ffffffff829963f8 r .compoundliteral.20
+ffffffff82996410 r .compoundliteral.21
+ffffffff82996420 r xelpd_pwdoms_pw_b
+ffffffff82996430 r .compoundliteral.23
+ffffffff82996448 r .compoundliteral.24
+ffffffff82996458 r xelpd_pwdoms_pw_c
+ffffffff82996468 r .compoundliteral.26
+ffffffff82996480 r .compoundliteral.27
+ffffffff82996490 r xelpd_pwdoms_pw_d
+ffffffff829964a0 r .compoundliteral.29
+ffffffff829964b8 r .compoundliteral.30
+ffffffff829964c8 r icl_pwdoms_aux_a
+ffffffff829964d8 r icl_pwdoms_aux_b
+ffffffff829964e8 r xelpdp_pwdoms_aux_tc1
+ffffffff829964f8 r xelpdp_pwdoms_aux_tc2
+ffffffff82996508 r xelpdp_pwdoms_aux_tc3
+ffffffff82996518 r xelpdp_pwdoms_aux_tc4
+ffffffff82996528 r .compoundliteral.37
+ffffffff829965b8 r .compoundliteral.38
+ffffffff829965d0 r xelpdp_power_wells_main
+ffffffff82996678 r .compoundliteral.40
+ffffffff829966c8 r .compoundliteral.41
+ffffffff82996708 r .compoundliteral.42
+ffffffff82996714 r .compoundliteral.43
+ffffffff82996724 r .compoundliteral.44
+ffffffff82996734 r .compoundliteral.45
+ffffffff82996744 r .compoundliteral.46
+ffffffff8299674c r .compoundliteral.47
+ffffffff82996750 r .compoundliteral.48
+ffffffff82996758 r .compoundliteral.49
+ffffffff82996760 r .compoundliteral.50
+ffffffff82996768 r .compoundliteral.51
+ffffffff82996770 r xelpd_pwdoms_dc_off
+ffffffff82996780 r .compoundliteral.52
+ffffffff82996798 r .compoundliteral.53
+ffffffff829967a8 r xelpd_pwdoms_pw_2
+ffffffff829967b8 r .compoundliteral.54
+ffffffff829967d0 r .compoundliteral.55
+ffffffff829967e0 r .compoundliteral.56
+ffffffff829967f8 r .compoundliteral.57
+ffffffff82996808 r .compoundliteral.58
+ffffffff82996820 r .compoundliteral.59
+ffffffff82996830 r .compoundliteral.60
+ffffffff82996848 r .compoundliteral.61
+ffffffff82996858 r .compoundliteral.62
+ffffffff82996870 r .compoundliteral.63
+ffffffff82996880 r glk_pwdoms_ddi_io_a
+ffffffff82996890 r glk_pwdoms_ddi_io_b
+ffffffff829968a0 r glk_pwdoms_ddi_io_c
+ffffffff829968b0 r icl_pwdoms_ddi_io_d
+ffffffff829968c0 r icl_pwdoms_ddi_io_e
+ffffffff829968d0 r tgl_pwdoms_ddi_io_tc1
+ffffffff829968e0 r tgl_pwdoms_ddi_io_tc2
+ffffffff829968f0 r tgl_pwdoms_ddi_io_tc3
+ffffffff82996900 r tgl_pwdoms_ddi_io_tc4
+ffffffff82996910 r .compoundliteral.73
+ffffffff829969e8 r .compoundliteral.74
+ffffffff829969f8 r icl_pwdoms_aux_c
+ffffffff82996a08 r icl_pwdoms_aux_d
+ffffffff82996a18 r icl_pwdoms_aux_e
+ffffffff82996a28 r tgl_pwdoms_aux_usbc1
+ffffffff82996a38 r tgl_pwdoms_aux_usbc2
+ffffffff82996a48 r tgl_pwdoms_aux_usbc3
+ffffffff82996a58 r tgl_pwdoms_aux_usbc4
+ffffffff82996a68 r .compoundliteral.82
+ffffffff82996b40 r .compoundliteral.83
+ffffffff82996b50 r icl_pwdoms_aux_tbt1
+ffffffff82996b60 r icl_pwdoms_aux_tbt2
+ffffffff82996b70 r icl_pwdoms_aux_tbt3
+ffffffff82996b80 r icl_pwdoms_aux_tbt4
+ffffffff82996b90 r .compoundliteral.88
+ffffffff82996bf0 r .compoundliteral.89
+ffffffff82996c00 r xelpd_power_wells_main
+ffffffff82996cd8 r .compoundliteral.91
+ffffffff82996d64 r .compoundliteral.92
+ffffffff82996ddc r .compoundliteral.93
+ffffffff82996de0 r .compoundliteral.94
+ffffffff82996de4 r .compoundliteral.95
+ffffffff82996de8 r .compoundliteral.96
+ffffffff82996dec r .compoundliteral.97
+ffffffff82996df0 r .compoundliteral.98
+ffffffff82996df4 r .compoundliteral.99
+ffffffff82996df8 r .compoundliteral.100
+ffffffff82996dfc r .compoundliteral.101
+ffffffff82996e00 r .compoundliteral.102
+ffffffff82996e04 r .compoundliteral.103
+ffffffff82996e08 r .compoundliteral.104
+ffffffff82996e0c r .compoundliteral.105
+ffffffff82996e10 r .compoundliteral.106
+ffffffff82996e14 r .compoundliteral.107
+ffffffff82996e18 r .compoundliteral.108
+ffffffff82996e1c r .compoundliteral.109
+ffffffff82996e20 r .compoundliteral.110
+ffffffff82996e24 r .compoundliteral.111
+ffffffff82996e28 r .compoundliteral.112
+ffffffff82996e30 r dg1_pwdoms_dc_off
+ffffffff82996e40 r .compoundliteral.113
+ffffffff82996e58 r .compoundliteral.114
+ffffffff82996e68 r dg1_pwdoms_pw_2
+ffffffff82996e78 r .compoundliteral.115
+ffffffff82996e90 r .compoundliteral.116
+ffffffff82996ea0 r dg1_pwdoms_pw_3
+ffffffff82996eb0 r .compoundliteral.118
+ffffffff82996ec8 r .compoundliteral.119
+ffffffff82996ed8 r tgl_pwdoms_pw_4
+ffffffff82996ee8 r .compoundliteral.121
+ffffffff82996f00 r .compoundliteral.122
+ffffffff82996f10 r tgl_pwdoms_pw_5
+ffffffff82996f20 r .compoundliteral.124
+ffffffff82996f38 r .compoundliteral.125
+ffffffff82996f50 r dg1_power_wells_main
+ffffffff82996fc8 r .compoundliteral.127
+ffffffff82997018 r .compoundliteral.128
+ffffffff8299705c r .compoundliteral.129
+ffffffff8299709c r .compoundliteral.130
+ffffffff829970b8 r .compoundliteral.131
+ffffffff829970c8 r .compoundliteral.132
+ffffffff82997128 r .compoundliteral.133
+ffffffff82997138 r .compoundliteral.134
+ffffffff82997198 r .compoundliteral.135
+ffffffff829971b0 r rkl_power_wells_ddi_aux
+ffffffff829971e0 r tgl_pwdoms_dc_off
+ffffffff829971f0 r .compoundliteral.137
+ffffffff82997208 r .compoundliteral.138
+ffffffff82997218 r tgl_pwdoms_pw_2
+ffffffff82997228 r .compoundliteral.139
+ffffffff82997240 r .compoundliteral.140
+ffffffff82997250 r tgl_pwdoms_pw_3
+ffffffff82997260 r .compoundliteral.141
+ffffffff82997278 r .compoundliteral.142
+ffffffff82997288 r tgl_pwdoms_ddi_io_tc5
+ffffffff82997298 r tgl_pwdoms_ddi_io_tc6
+ffffffff829972a8 r .compoundliteral.145
+ffffffff82997380 r .compoundliteral.146
+ffffffff82997390 r .compoundliteral.147
+ffffffff829973a8 r .compoundliteral.148
+ffffffff829973b8 r .compoundliteral.149
+ffffffff829973d0 r .compoundliteral.150
+ffffffff829973e0 r tgl_power_wells_main
+ffffffff82997470 r .compoundliteral.152
+ffffffff829974fc r .compoundliteral.153
+ffffffff8299757c r .compoundliteral.154
+ffffffff829975f8 r .compoundliteral.155
+ffffffff829975fc r .compoundliteral.156
+ffffffff82997600 r tgl_pwdoms_aux_usbc5
+ffffffff82997610 r tgl_pwdoms_aux_usbc6
+ffffffff82997620 r .compoundliteral.159
+ffffffff829976f8 r .compoundliteral.160
+ffffffff82997708 r tgl_pwdoms_aux_tbt5
+ffffffff82997718 r tgl_pwdoms_aux_tbt6
+ffffffff82997728 r .compoundliteral.163
+ffffffff829977b8 r .compoundliteral.164
+ffffffff829977d0 r tgl_power_wells_aux
+ffffffff82997800 r .compoundliteral.166
+ffffffff82997804 r .compoundliteral.167
+ffffffff82997808 r .compoundliteral.168
+ffffffff8299780c r .compoundliteral.169
+ffffffff82997810 r rkl_pwdoms_dc_off
+ffffffff82997820 r .compoundliteral.170
+ffffffff82997838 r .compoundliteral.171
+ffffffff82997848 r rkl_pwdoms_pw_3
+ffffffff82997858 r .compoundliteral.172
+ffffffff82997870 r .compoundliteral.173
+ffffffff82997880 r rkl_pwdoms_pw_4
+ffffffff82997890 r .compoundliteral.174
+ffffffff829978a8 r .compoundliteral.175
+ffffffff829978c0 r rkl_power_wells_main
+ffffffff82997908 r .compoundliteral.177
+ffffffff8299794c r .compoundliteral.178
+ffffffff82997984 r .compoundliteral.179
+ffffffff82997998 r tgl_pwdoms_tc_cold_off
+ffffffff829979a8 r .compoundliteral.181
+ffffffff829979c0 r .compoundliteral.182
+ffffffff829979d0 r tgl_power_wells_tc_cold_off
+ffffffff829979e8 r .compoundliteral.184
+ffffffff82997a20 r icl_pwdoms_dc_off
+ffffffff82997a30 r .compoundliteral.185
+ffffffff82997a48 r .compoundliteral.186
+ffffffff82997a58 r icl_pwdoms_pw_2
+ffffffff82997a68 r .compoundliteral.187
+ffffffff82997a80 r .compoundliteral.188
+ffffffff82997a90 r icl_pwdoms_pw_3
+ffffffff82997aa0 r .compoundliteral.189
+ffffffff82997ab8 r .compoundliteral.190
+ffffffff82997ac8 r icl_pwdoms_ddi_io_f
+ffffffff82997ad8 r .compoundliteral.192
+ffffffff82997b68 r .compoundliteral.193
+ffffffff82997b78 r icl_pwdoms_aux_f
+ffffffff82997b88 r .compoundliteral.195
+ffffffff82997c18 r .compoundliteral.196
+ffffffff82997c28 r .compoundliteral.197
+ffffffff82997c88 r .compoundliteral.198
+ffffffff82997c98 r icl_pwdoms_pw_4
+ffffffff82997ca8 r .compoundliteral.199
+ffffffff82997cc0 r .compoundliteral.200
+ffffffff82997cd0 r icl_power_wells_main
+ffffffff82997d78 r .compoundliteral.202
+ffffffff82997dec r .compoundliteral.203
+ffffffff82997e54 r .compoundliteral.204
+ffffffff82997eb8 r .compoundliteral.205
+ffffffff82997ebc r .compoundliteral.206
+ffffffff82997ec0 r .compoundliteral.207
+ffffffff82997ed0 r .compoundliteral.208
+ffffffff82997ee8 r .compoundliteral.209
+ffffffff82997f00 r skl_power_wells_pw_1
+ffffffff82997f18 r glk_pwdoms_dc_off
+ffffffff82997f28 r .compoundliteral.211
+ffffffff82997f40 r .compoundliteral.212
+ffffffff82997f50 r glk_pwdoms_pw_2
+ffffffff82997f60 r .compoundliteral.213
+ffffffff82997f78 r .compoundliteral.214
+ffffffff82997f88 r glk_pwdoms_dpio_cmn_a
+ffffffff82997f98 r glk_pwdoms_dpio_cmn_b
+ffffffff82997fa8 r glk_pwdoms_dpio_cmn_c
+ffffffff82997fb8 r .compoundliteral.218
+ffffffff82998000 r .compoundliteral.219
+ffffffff82998010 r glk_pwdoms_aux_a
+ffffffff82998020 r glk_pwdoms_aux_b
+ffffffff82998030 r glk_pwdoms_aux_c
+ffffffff82998040 r .compoundliteral.220
+ffffffff829980d0 r .compoundliteral.221
+ffffffff829980e0 r glk_power_wells_main
+ffffffff82998140 r .compoundliteral.223
+ffffffff8299818c r .compoundliteral.224
+ffffffff829981c8 r .compoundliteral.225
+ffffffff829981d4 r .compoundliteral.226
+ffffffff829981e0 r .compoundliteral.227
+ffffffff829981ec r .compoundliteral.228
+ffffffff829981f8 r .compoundliteral.229
+ffffffff82998200 r .compoundliteral.230
+ffffffff82998208 r bxt_pwdoms_dc_off
+ffffffff82998218 r .compoundliteral.231
+ffffffff82998230 r .compoundliteral.232
+ffffffff82998240 r bxt_pwdoms_pw_2
+ffffffff82998250 r .compoundliteral.233
+ffffffff82998268 r .compoundliteral.234
+ffffffff82998278 r bxt_pwdoms_dpio_cmn_a
+ffffffff82998288 r bxt_pwdoms_dpio_cmn_bc
+ffffffff82998298 r .compoundliteral.236
+ffffffff829982c8 r .compoundliteral.237
+ffffffff829982e0 r bxt_power_wells_main
+ffffffff82998328 r .compoundliteral.239
+ffffffff82998374 r .compoundliteral.240
+ffffffff829983b0 r .compoundliteral.241
+ffffffff829983bc r .compoundliteral.242
+ffffffff829983d0 r .compoundliteral.244
+ffffffff829983e8 r .compoundliteral.245
+ffffffff829983f8 r skl_pwdoms_dc_off
+ffffffff82998408 r .compoundliteral.246
+ffffffff82998420 r .compoundliteral.247
+ffffffff82998430 r skl_pwdoms_pw_2
+ffffffff82998440 r .compoundliteral.248
+ffffffff82998458 r .compoundliteral.249
+ffffffff82998468 r skl_pwdoms_ddi_io_a_e
+ffffffff82998478 r skl_pwdoms_ddi_io_b
+ffffffff82998488 r skl_pwdoms_ddi_io_c
+ffffffff82998498 r skl_pwdoms_ddi_io_d
+ffffffff829984a8 r .compoundliteral.251
+ffffffff82998508 r .compoundliteral.252
+ffffffff82998520 r skl_power_wells_main
+ffffffff82998580 r .compoundliteral.254
+ffffffff829985d4 r .compoundliteral.255
+ffffffff8299861c r .compoundliteral.256
+ffffffff82998628 r .compoundliteral.257
+ffffffff82998630 r .compoundliteral.258
+ffffffff82998638 r .compoundliteral.259
+ffffffff82998640 r chv_pwdoms_display
+ffffffff82998650 r .compoundliteral.261
+ffffffff82998668 r .compoundliteral.262
+ffffffff82998678 r chv_pwdoms_dpio_cmn_bc
+ffffffff82998688 r chv_pwdoms_dpio_cmn_d
+ffffffff82998698 r .compoundliteral.264
+ffffffff829986c8 r .compoundliteral.265
+ffffffff829986e0 r chv_power_wells_main
+ffffffff82998710 r .compoundliteral.267
+ffffffff82998768 r .compoundliteral.268
+ffffffff8299877c r .compoundliteral.269
+ffffffff82998788 r bdw_pwdoms_display
+ffffffff82998798 r .compoundliteral.270
+ffffffff829987b0 r .compoundliteral.271
+ffffffff829987c0 r bdw_power_wells_main
+ffffffff829987d8 r .compoundliteral.273
+ffffffff82998818 r hsw_pwdoms_display
+ffffffff82998828 r .compoundliteral.274
+ffffffff82998840 r .compoundliteral.275
+ffffffff82998850 r hsw_power_wells_main
+ffffffff82998868 r .compoundliteral.277
+ffffffff829988a8 r vlv_pwdoms_display
+ffffffff829988b8 r .compoundliteral.278
+ffffffff829988d0 r .compoundliteral.279
+ffffffff829988e0 r vlv_pwdoms_dpio_tx_bc_lanes
+ffffffff829988f0 r .compoundliteral.284
+ffffffff82998950 r .compoundliteral.285
+ffffffff82998960 r vlv_pwdoms_dpio_cmn_bc
+ffffffff82998970 r .compoundliteral.287
+ffffffff82998988 r .compoundliteral.288
+ffffffff829989a0 r vlv_power_wells_main
+ffffffff829989e8 r .compoundliteral.290
+ffffffff82998a30 r .compoundliteral.291
+ffffffff82998a44 r .compoundliteral.292
+ffffffff82998a60 r i830_pwdoms_pipes
+ffffffff82998a70 r .compoundliteral.294
+ffffffff82998a88 r .compoundliteral.295
+ffffffff82998aa0 r i830_power_wells_main
+ffffffff82998ab8 r .compoundliteral.297
+ffffffff82999000 R i9xx_always_on_power_well_ops
+ffffffff82999028 R chv_pipe_power_well_ops
+ffffffff82999050 R chv_dpio_cmn_power_well_ops
+ffffffff82999078 R i830_pipes_power_well_ops
+ffffffff829990a0 r hsw_power_well_regs
+ffffffff829990b0 R hsw_power_well_ops
+ffffffff829990d8 R gen9_dc_off_power_well_ops
+ffffffff82999100 R bxt_dpio_cmn_power_well_ops
+ffffffff82999128 R vlv_display_power_well_ops
+ffffffff82999150 R vlv_dpio_cmn_power_well_ops
+ffffffff82999178 R vlv_dpio_power_well_ops
+ffffffff829991a0 r icl_aux_power_well_regs
+ffffffff829991b0 R icl_aux_power_well_ops
+ffffffff829991d8 r icl_ddi_power_well_regs
+ffffffff829991e8 R icl_ddi_power_well_ops
+ffffffff82999210 R tgl_tc_cold_off_ops
+ffffffff82999238 R xelpdp_aux_power_well_ops
+ffffffff8299a000 r intel_dp_connector_funcs
+ffffffff8299a078 r intel_dp_connector_helper_funcs
+ffffffff8299a0c8 r valid_dsc_bpp
+ffffffff8299a0e8 r intel_dp_set_dpcd_sink_rates.quirk_rates
+ffffffff8299a100 r intel_dp_set_source_rates.icl_rates
+ffffffff8299a130 r intel_dp_set_source_rates.bxt_rates
+ffffffff8299a150 r intel_dp_set_source_rates.skl_rates
+ffffffff8299a168 r intel_dp_set_source_rates.hsw_rates
+ffffffff8299a174 r intel_dp_set_source_rates.g4x_rates
+ffffffff8299b000 r intel_dp_hdr_bl_funcs
+ffffffff8299b030 r intel_dp_vesa_bl_funcs
+ffffffff8299c000 r intel_dp_mst_hdcp_shim
+ffffffff8299c0b0 r hdcp2_dp_msg_data
+ffffffff8299c200 r intel_dp_hdcp_shim
+ffffffff8299e000 r mst_cbs
+ffffffff8299e010 r intel_dp_mst_connector_funcs
+ffffffff8299e088 r intel_dp_mst_connector_helper_funcs
+ffffffff8299e0d8 r intel_dp_mst_enc_funcs
+ffffffff8299f000 r glk_ddi_phy_info
+ffffffff8299f050 r bxt_ddi_phy_info
+ffffffff829a0000 r intel_limits_bxt
+ffffffff829a0050 r dg2_dpll_funcs
+ffffffff829a0060 r hsw_dpll_funcs
+ffffffff829a0070 r ilk_dpll_funcs
+ffffffff829a0080 r chv_dpll_funcs
+ffffffff829a0090 r vlv_dpll_funcs
+ffffffff829a00a0 r g4x_dpll_funcs
+ffffffff829a00b0 r pnv_dpll_funcs
+ffffffff829a00c0 r i9xx_dpll_funcs
+ffffffff829a00d0 r i8xx_dpll_funcs
+ffffffff829a00e0 r ilk_limits_dual_lvds_100m
+ffffffff829a012c r ilk_limits_dual_lvds
+ffffffff829a0178 r ilk_limits_single_lvds_100m
+ffffffff829a01c4 r ilk_limits_single_lvds
+ffffffff829a0210 r ilk_limits_dac
+ffffffff829a025c r intel_limits_chv
+ffffffff829a02a8 r intel_limits_vlv
+ffffffff829a02f4 r intel_limits_g4x_dual_channel_lvds
+ffffffff829a0340 r intel_limits_g4x_single_channel_lvds
+ffffffff829a038c r intel_limits_g4x_hdmi
+ffffffff829a03d8 r intel_limits_g4x_sdvo
+ffffffff829a0424 r intel_limits_i9xx_sdvo
+ffffffff829a0470 r pnv_limits_lvds
+ffffffff829a04bc r pnv_limits_sdvo
+ffffffff829a0508 r intel_limits_i9xx_lvds
+ffffffff829a0554 r intel_limits_i8xx_lvds
+ffffffff829a05a0 r intel_limits_i8xx_dvo
+ffffffff829a05ec r intel_limits_i8xx_dac
+ffffffff829a1000 r adlp_pll_mgr
+ffffffff829a1038 r adls_pll_mgr
+ffffffff829a1070 r dg1_pll_mgr
+ffffffff829a10a8 r rkl_pll_mgr
+ffffffff829a10e0 r tgl_pll_mgr
+ffffffff829a1118 r ehl_pll_mgr
+ffffffff829a1150 r icl_pll_mgr
+ffffffff829a1188 r bxt_pll_mgr
+ffffffff829a11c0 r skl_pll_mgr
+ffffffff829a11f8 r hsw_pll_mgr
+ffffffff829a1230 r pch_pll_mgr
+ffffffff829a1270 r adlp_plls
+ffffffff829a1330 r combo_pll_funcs
+ffffffff829a1350 r tbt_pll_funcs
+ffffffff829a1370 r dkl_pll_funcs
+ffffffff829a1390 r icl_calc_wrpll.dividers
+ffffffff829a1450 r icl_dp_combo_pll_24MHz_values
+ffffffff829a1550 r icl_dp_combo_pll_19_2MHz_values
+ffffffff829a1650 r adls_plls
+ffffffff829a16d0 r dg1_plls
+ffffffff829a1750 r rkl_plls
+ffffffff829a17b0 r tgl_plls
+ffffffff829a18a0 r ehl_plls
+ffffffff829a1900 r icl_plls
+ffffffff829a19c0 r mg_pll_funcs
+ffffffff829a19e0 r bxt_plls
+ffffffff829a1a40 r bxt_ddi_pll_funcs
+ffffffff829a1a60 r bxt_dp_clk_val
+ffffffff829a1b60 r skl_plls
+ffffffff829a1bd8 r skl_ddi_dpll0_funcs
+ffffffff829a1bf8 r skl_ddi_pll_funcs
+ffffffff829a1c20 r skl_dpll_regs
+ffffffff829a1c50 r skl_ddi_calculate_wrpll.even_dividers
+ffffffff829a1c74 r skl_ddi_calculate_wrpll.odd_dividers
+ffffffff829a1c80 r skl_ddi_calculate_wrpll.dividers
+ffffffff829a1ca0 r hsw_plls
+ffffffff829a1d48 r hsw_ddi_wrpll_funcs
+ffffffff829a1d68 r hsw_ddi_spll_funcs
+ffffffff829a1d88 r hsw_ddi_lcpll_funcs
+ffffffff829a1db0 r pch_plls
+ffffffff829a1df8 r ibx_pch_dpll_funcs
+ffffffff829a2000 r intel_drrs_type_str.str
+ffffffff829a3000 r dcs_bl_funcs
+ffffffff829a4000 r intel_dvo_devices
+ffffffff829a4188 r intel_dvo_enc_funcs
+ffffffff829a41a8 r intel_dvo_connector_funcs
+ffffffff829a4220 r intel_dvo_connector_helper_funcs
+ffffffff829a5000 r intel_modifiers
+ffffffff829a51a0 r intel_fb_funcs
+ffffffff829a51c0 r gen12_flat_ccs_cc_formats
+ffffffff829a5220 r gen12_ccs_formats
+ffffffff829a5360 r gen12_ccs_cc_formats
+ffffffff829a53c0 r skl_ccs_formats
+ffffffff829a6000 r ivb_fbc_funcs
+ffffffff829a6038 r snb_fbc_funcs
+ffffffff829a6070 r ilk_fbc_funcs
+ffffffff829a60a8 r g4x_fbc_funcs
+ffffffff829a60e0 r i965_fbc_funcs
+ffffffff829a6118 r i8xx_fbc_funcs
+ffffffff829a7000 r intel_fb_helper_funcs
+ffffffff829a7008 r intelfb_ops
+ffffffff829a8000 r ilk_funcs
+ffffffff829a8008 r gen6_funcs
+ffffffff829a8010 r ivb_funcs
+ffffffff829a9000 r gmbus_algorithm
+ffffffff829a9010 r gmbus_lock_ops
+ffffffff829a9030 r gmbus_pins_dg2
+ffffffff829a90d0 r gmbus_pins_dg1
+ffffffff829a9120 r gmbus_pins_mtp
+ffffffff829a91f0 r gmbus_pins_icp
+ffffffff829a92e0 r gmbus_pins_cnp
+ffffffff829a9330 r gmbus_pins_bxt
+ffffffff829a9370 r gmbus_pins_skl
+ffffffff829a93e0 r gmbus_pins_bdw
+ffffffff829a9450 r gmbus_pins
+ffffffff829ab000 r intel_hdmi_connector_funcs
+ffffffff829ab078 r intel_hdmi_connector_helper_funcs
+ffffffff829ab0c8 r intel_hdmi_hdcp_shim
+ffffffff829ab180 r hdcp2_msg_timeout
+ffffffff829ad000 r intel_lvds_connector_funcs
+ffffffff829ad078 r intel_lvds_enc_funcs
+ffffffff829ad098 r intel_lvds_connector_helper_funcs
+ffffffff829ad0f0 r intel_no_lvds
+ffffffff829af540 r intel_dual_link_lvds
+ffffffff829b0000 r power_state_map
+ffffffff829b0030 r intel_no_opregion_vbt
+ffffffff829b02e0 r intel_use_opregion_panel_type
+ffffffff829b1000 r y_static_hcoeffs
+ffffffff829b10b0 r uv_static_hcoeffs
+ffffffff829b4000 r rc_range_minqp444_8bpc
+ffffffff829b4230 r rc_range_minqp444_10bpc
+ffffffff829b4510 r rc_range_minqp444_12bpc
+ffffffff829b48b0 r rc_range_maxqp444_8bpc
+ffffffff829b4ae0 r rc_range_maxqp444_10bpc
+ffffffff829b4dc0 r rc_range_maxqp444_12bpc
+ffffffff829b6000 r intel_quirks
+ffffffff829b6240 r .compoundliteral
+ffffffff829b6648 r .compoundliteral.4
+ffffffff829b7000 r intel_sdvo_enc_funcs
+ffffffff829b7020 r intel_sdvo_ddc_proxy
+ffffffff829b7030 r proxy_lock_ops
+ffffffff829b7050 r sdvo_cmd_names
+ffffffff829b7410 r cmd_status_names
+ffffffff829b7448 r intel_sdvo_connector_funcs
+ffffffff829b74c0 r intel_sdvo_connector_helper_funcs
+ffffffff829b7510 r sdvo_tv_modes
+ffffffff829b7e00 r tv_format_names
+ffffffff829b8000 r dg2_hdmi_tables
+ffffffff829b8170 r dg2_edp_tables
+ffffffff829b81c0 r dg2_dp_100_tables
+ffffffff829b81f8 r dg2_dp_rbr_100
+ffffffff829b821c r dg2_edp_r216
+ffffffff829b8240 r dg2_edp_r243
+ffffffff829b8264 r dg2_dp_hbr1_100
+ffffffff829b8288 r dg2_edp_r324
+ffffffff829b82ac r dg2_edp_r432
+ffffffff829b82d0 r dg2_dp_hbr2_100
+ffffffff829b82f4 r dg2_dp_hbr3_100
+ffffffff829b8318 r dg2_dp_uhbr10_100
+ffffffff829b833c r dg2_dp_uhbr13_100
+ffffffff829b8360 r dg2_hdmi_25_175
+ffffffff829b8384 r dg2_hdmi_27_0
+ffffffff829b83a8 r dg2_hdmi_74_25
+ffffffff829b83cc r dg2_hdmi_148_5
+ffffffff829b83f0 r dg2_hdmi_297
+ffffffff829b8414 r dg2_hdmi_594
+ffffffff829b8438 r dg2_hdmi_25200
+ffffffff829b845c r dg2_hdmi_27027
+ffffffff829b8480 r dg2_hdmi_28320
+ffffffff829b84a4 r dg2_hdmi_30240
+ffffffff829b84c8 r dg2_hdmi_31500
+ffffffff829b84ec r dg2_hdmi_36000
+ffffffff829b8510 r dg2_hdmi_40000
+ffffffff829b8534 r dg2_hdmi_49500
+ffffffff829b8558 r dg2_hdmi_50000
+ffffffff829b857c r dg2_hdmi_57284
+ffffffff829b85a0 r dg2_hdmi_58000
+ffffffff829b85c4 r dg2_hdmi_65000
+ffffffff829b85e8 r dg2_hdmi_71000
+ffffffff829b860c r dg2_hdmi_74176
+ffffffff829b8630 r dg2_hdmi_75000
+ffffffff829b8654 r dg2_hdmi_78750
+ffffffff829b8678 r dg2_hdmi_85500
+ffffffff829b869c r dg2_hdmi_88750
+ffffffff829b86c0 r dg2_hdmi_106500
+ffffffff829b86e4 r dg2_hdmi_108000
+ffffffff829b8708 r dg2_hdmi_115500
+ffffffff829b872c r dg2_hdmi_119000
+ffffffff829b8750 r dg2_hdmi_135000
+ffffffff829b8774 r dg2_hdmi_138500
+ffffffff829b8798 r dg2_hdmi_147160
+ffffffff829b87bc r dg2_hdmi_148352
+ffffffff829b87e0 r dg2_hdmi_154000
+ffffffff829b8804 r dg2_hdmi_162000
+ffffffff829b8828 r dg2_hdmi_209800
+ffffffff829b884c r dg2_hdmi_241500
+ffffffff829b8870 r dg2_hdmi_262750
+ffffffff829b8894 r dg2_hdmi_267300
+ffffffff829b88b8 r dg2_hdmi_268500
+ffffffff829b88dc r dg2_hdmi_296703
+ffffffff829b8900 r dg2_hdmi_319890
+ffffffff829b8924 r dg2_hdmi_497750
+ffffffff829b8948 r dg2_hdmi_592000
+ffffffff829b896c r dg2_hdmi_593407
+ffffffff829b9000 r chv_pipe_b_sprite_formats
+ffffffff829b9040 r vlv_sprite_formats
+ffffffff829b9070 r vlv_sprite_funcs
+ffffffff829b90e0 r snb_sprite_formats
+ffffffff829b9108 r snb_sprite_funcs
+ffffffff829b9170 r g4x_sprite_formats
+ffffffff829b9188 r g4x_sprite_funcs
+ffffffff829b91f0 r chv_sprite_update_csc.csc_matrix
+ffffffff829ba000 r tc_port_mode_name.names
+ffffffff829bb000 r intel_tv_connector_funcs
+ffffffff829bb078 r intel_tv_enc_funcs
+ffffffff829bb098 r intel_tv_connector_helper_funcs
+ffffffff829bb0f0 r tv_modes
+ffffffff829bb780 r component_levels
+ffffffff829bb786 r sdtv_csc_yprpb
+ffffffff829bb79e r hdtv_csc_yprpb
+ffffffff829bb7c0 r input_res_table
+ffffffff829bb7dc r ntsc_m_levels_composite
+ffffffff829bb7e2 r ntsc_m_levels_svideo
+ffffffff829bb7e8 r ntsc_m_csc_composite
+ffffffff829bb800 r ntsc_m_csc_svideo
+ffffffff829bb820 r filter_table
+ffffffff829bbb58 r ntsc_j_levels_composite
+ffffffff829bbb5e r ntsc_j_levels_svideo
+ffffffff829bbb64 r ntsc_j_csc_composite
+ffffffff829bbb7c r ntsc_j_csc_svideo
+ffffffff829bbb94 r pal_m_levels_composite
+ffffffff829bbb9a r pal_m_levels_svideo
+ffffffff829bbba0 r pal_m_csc_composite
+ffffffff829bbbb8 r pal_m_csc_svideo
+ffffffff829bbbd0 r pal_n_levels_composite
+ffffffff829bbbd6 r pal_n_levels_svideo
+ffffffff829bbbdc r pal_n_csc_composite
+ffffffff829bbbf4 r pal_n_csc_svideo
+ffffffff829bbc0c r pal_levels_composite
+ffffffff829bbc12 r pal_levels_svideo
+ffffffff829bbc18 r pal_csc_composite
+ffffffff829bbc30 r pal_csc_svideo
+ffffffff829bc000 r calculate_rc_params.ofs_und6
+ffffffff829bc00f r calculate_rc_params.ofs_und12
+ffffffff829bc01e r calculate_rc_params.ofs_und15
+ffffffff829bc030 r rc_parameters
+ffffffff829bd000 r gen12_plane_funcs
+ffffffff829bd068 r skl_plane_funcs
+ffffffff829bd0d0 r icl_program_input_csc.input_csc_matrix
+ffffffff829bd110 r icl_hdr_plane_formats
+ffffffff829bd190 r icl_sdr_y_plane_formats
+ffffffff829bd1f0 r icl_sdr_uv_plane_formats
+ffffffff829bd260 r glk_planar_formats
+ffffffff829bd2b0 r skl_plane_formats
+ffffffff829bd2f0 r skl_planar_formats
+ffffffff829be000 r skl_wm_funcs
+ffffffff829be038 r intel_dbuf_funcs
+ffffffff829be050 r dg2_allowed_dbufs
+ffffffff829be0b0 r adlp_allowed_dbufs
+ffffffff829be120 r tgl_allowed_dbufs
+ffffffff829be180 r icl_allowed_dbufs
+ffffffff829bf000 r intel_dsi_funcs
+ffffffff829bf020 r intel_dsi_host_ops
+ffffffff829bf038 r intel_dsi_connector_funcs
+ffffffff829bf0b0 r intel_dsi_connector_helper_funcs
+ffffffff829c0000 r lfsr_converts
+ffffffff829c1000 r clflush_ops
 ffffffff829c2000 r create_extensions
-ffffffff829c3000 r i915_dmabuf_ops
-ffffffff829c5000 r execbuf_extensions
-ffffffff829c5010 r user_ring_map
-ffffffff829c6000 r i915_gem_object_internal_ops
-ffffffff829c7000 r i915_gem_object_funcs
-ffffffff829c8000 R i915_gem_shmem_ops
-ffffffff829c8080 r shmem_region_ops
-ffffffff829c9000 r i915_region_stolen_lmem_ops
-ffffffff829c9020 r i915_region_stolen_smem_ops
-ffffffff829c9040 r i915_gem_object_stolen_ops
-ffffffff829ca000 r ttm_system_region_ops
-ffffffff829ca020 r sys_placement_flags
-ffffffff829ca030 r tt_rsgt_ops
-ffffffff829ca038 r i915_gem_ttm_obj_ops
-ffffffff829cb000 r dma_fence_memcpy_ops
-ffffffff829cc000 r i915_ttm_recover_region.recover_ops
-ffffffff829cc020 r i915_ttm_backup_region.backup_ops
-ffffffff829cc028 r i915_ttm_restore_region.restore_ops
-ffffffff829cd000 r pd_dummy_obj_ops
-ffffffff829cd080 r pd_vma_ops
-ffffffff829ce000 r gen6_null_state_relocs
-ffffffff829ce020 r gen6_null_state_batch
-ffffffff829ce470 R gen6_null_state
-ffffffff829cf000 r hsw_clear_kernel
-ffffffff829cf340 r ivb_clear_kernel
-ffffffff829d0000 r gen7_null_state_relocs
-ffffffff829d0018 R gen7_null_state
-ffffffff829d0030 r gen7_null_state_batch
-ffffffff829d1000 r gen8_null_state_relocs
-ffffffff829d1018 R gen8_null_state
-ffffffff829d1030 r gen8_null_state_batch
-ffffffff829d2000 r gen9_null_state_relocs
-ffffffff829d2018 R gen9_null_state
-ffffffff829d2030 r gen9_null_state_batch
-ffffffff829d3000 r intel_engines
-ffffffff829d31a0 r get_reset_domain.engine_reset_domains
-ffffffff829d3210 r get_reset_domain.engine_reset_domains.39
-ffffffff829d325c r engine_class_guc_class_map
-ffffffff829d3270 r __cs_pending_mi_force_wakes._reg
-ffffffff829d4000 r wf_ops
-ffffffff829d5000 r intel_engine_class_repr.uabi_names
-ffffffff829d5030 r uabi_classes
-ffffffff829d5036 r legacy_ring_idx.map
-ffffffff829d6000 r execlists_context_ops
-ffffffff829d6080 r virtual_context_ops
-ffffffff829d7000 r mmio_invalidate_full.gen12_regs
-ffffffff829d8000 r pvc_instance0_steering_table
-ffffffff829d8070 r xehpsdv_mslice_steering_table
-ffffffff829d80a0 r dg2_lncf_steering_table
-ffffffff829d80c0 r xehpsdv_lncf_steering_table
-ffffffff829d80e0 r icl_l3bank_steering_table
-ffffffff829d9000 r wf_ops
-ffffffff829da000 r gen12_rcs_offsets
-ffffffff829da090 r gen9_rcs_offsets
-ffffffff829da110 r gen9_xcs_offsets
-ffffffff829da190 r gen8_xcs_offsets
-ffffffff829db000 r pvc_mocs_table
-ffffffff829db020 r dg2_mocs_table_g10_ax
-ffffffff829db040 r dg2_mocs_table
-ffffffff829db060 r xehpsdv_mocs_table
-ffffffff829db260 r dg1_mocs_table
-ffffffff829db460 r tgl_mocs_table
-ffffffff829db660 r gen12_mocs_table
-ffffffff829db860 r icl_mocs_table
-ffffffff829dba60 r skl_mocs_table
-ffffffff829dbc60 r broxton_mocs_table
-ffffffff829dbc80 r mocs_offset.offset
-ffffffff829dc000 r intel_region_lmem_ops
-ffffffff829de000 r ring_context_ops
-ffffffff829df000 r cparams
-ffffffff829e0000 r mcr_ranges_xehp
-ffffffff829e0070 r mcr_ranges_gen12
-ffffffff829e00a0 r mcr_ranges_gen8
-ffffffff829e1028 r guc_class_engine_class_map
-ffffffff829e1030 r xe_lpd_lists
-ffffffff829e1170 r default_lists
-ffffffff829e12b0 r xe_lpd_global_regs
-ffffffff829e13c0 r xe_lpd_rc_class_regs
-ffffffff829e1420 r xe_lpd_rc_inst_regs
-ffffffff829e1720 r empty_regs_list
-ffffffff829e1720 r xe_lpd_vd_inst_regs
-ffffffff829e1a20 r xe_lpd_vec_class_regs
-ffffffff829e1a80 r xe_lpd_vec_inst_regs
-ffffffff829e1d80 r xe_lpd_blt_inst_regs
-ffffffff829e2080 r default_global_regs
-ffffffff829e2110 r default_rc_class_regs
-ffffffff829e3000 r _guc_log_init_sizes.sections
-ffffffff829e5000 r guc_context_ops
-ffffffff829e5080 r virtual_guc_context_ops
-ffffffff829e5100 r virtual_parent_context_ops
-ffffffff829e5180 r virtual_child_context_ops
-ffffffff829e5200 r engine_class_guc_class_map
-ffffffff829e5206 r guc_class_engine_class_map
-ffffffff829e7000 r uc_ops_off
-ffffffff829e7038 r uc_ops_on
-ffffffff829e8000 r __uc_fw_auto_select.blobs_guc
-ffffffff829e8160 r __uc_fw_auto_select.blobs_huc
-ffffffff829e8290 r __uc_fw_auto_select.blobs_all
-ffffffff829e9000 r hsw_render_ring_cmd_table
-ffffffff829e9030 r gen7_render_cmd_table
-ffffffff829e9050 r hsw_render_reg_tables
-ffffffff829e9070 r ivb_render_reg_tables
-ffffffff829e9080 r gen7_video_cmd_table
-ffffffff829e90a0 r gen9_blt_cmd_table
-ffffffff829e90b0 r hsw_blt_ring_cmd_table
-ffffffff829e90e0 r gen7_blt_cmd_table
-ffffffff829e9100 r gen9_blt_reg_tables
-ffffffff829e9110 r hsw_blt_reg_tables
-ffffffff829e9120 r ivb_blt_reg_tables
-ffffffff829e9130 r hsw_vebox_cmd_table
-ffffffff829e9150 r noop_desc
-ffffffff829e91b0 r gen7_common_cmds
-ffffffff829e95d0 r gen7_render_cmds
-ffffffff829e9cb0 r hsw_render_cmds
-ffffffff829ea2e0 r gen7_render_regs
-ffffffff829ea600 r hsw_render_regs
-ffffffff829ea7a0 r gen7_video_cmds
-ffffffff829eaa10 r gen9_blt_cmds
-ffffffff829eb040 r gen7_blt_cmds
-ffffffff829eb250 r hsw_blt_cmds
-ffffffff829eb300 r gen9_blt_regs
-ffffffff829eb4e0 r gen7_blt_regs
-ffffffff829eb540 r gen7_vecs_cmds
-ffffffff829ec000 R inteldrm_backlight_ops
-ffffffff829ec018 R inteldrm_ca
-ffffffff829ec040 r i915_drm_driver
-ffffffff829ec130 r i915_ioctls
-ffffffff829ed000 r i915_hpd_funcs
-ffffffff829ed008 r icp_hpd_funcs
-ffffffff829ed010 r dg1_hpd_funcs
-ffffffff829ed018 r gen11_hpd_funcs
-ffffffff829ed020 r bxt_hpd_funcs
-ffffffff829ed028 r spt_hpd_funcs
-ffffffff829ed030 r ilk_hpd_funcs
-ffffffff829ed040 r hpd_status_g4x
-ffffffff829ed080 r hpd_status_i915
-ffffffff829ed0c0 r hpd_gen11
-ffffffff829ed100 r hpd_sde_dg1
-ffffffff829ed140 r hpd_icp
-ffffffff829ed180 r hpd_spt
-ffffffff829ed1c0 r hpd_cpt
-ffffffff829ed200 r hpd_ibx
-ffffffff829ed240 r hpd_bxt
-ffffffff829ed280 r hpd_bdw
-ffffffff829ed2c0 r hpd_ivb
-ffffffff829ed300 r hpd_ilk
-ffffffff829ed340 r hpd_mask_i915
-ffffffff829ee000 r init_funcs
-ffffffff829ef000 R pciidlist
-ffffffff829f10a0 r i830_info
-ffffffff829f1160 r i845g_info
-ffffffff829f1220 r i85x_info
-ffffffff829f12e0 r i865g_info
-ffffffff829f13a0 r i915g_info
-ffffffff829f1460 r i915gm_info
-ffffffff829f1520 r i945g_info
-ffffffff829f15e0 r i945gm_info
-ffffffff829f16a0 r i965g_info
-ffffffff829f1760 r g33_info
-ffffffff829f1820 r i965gm_info
-ffffffff829f18e0 r gm45_info
-ffffffff829f19a0 r g45_info
-ffffffff829f1a60 r pnv_g_info
-ffffffff829f1b20 r pnv_m_info
-ffffffff829f1be0 r ilk_d_info
-ffffffff829f1ca0 r ilk_m_info
-ffffffff829f1d60 r snb_d_gt1_info
-ffffffff829f1e20 r snb_d_gt2_info
-ffffffff829f1ee0 r snb_m_gt1_info
-ffffffff829f1fa0 r snb_m_gt2_info
-ffffffff829f2060 r ivb_q_info
-ffffffff829f2120 r ivb_m_gt1_info
-ffffffff829f21e0 r ivb_m_gt2_info
-ffffffff829f22a0 r ivb_d_gt1_info
-ffffffff829f2360 r ivb_d_gt2_info
-ffffffff829f2420 r hsw_gt1_info
-ffffffff829f24e0 r hsw_gt2_info
-ffffffff829f25a0 r hsw_gt3_info
-ffffffff829f2660 r vlv_info
-ffffffff829f2720 r bdw_gt1_info
-ffffffff829f27e0 r bdw_gt2_info
-ffffffff829f28a0 r bdw_gt3_info
-ffffffff829f2960 r bdw_rsvd_info
-ffffffff829f2a20 r chv_info
-ffffffff829f2ae0 r skl_gt1_info
-ffffffff829f2ba0 r skl_gt2_info
-ffffffff829f2c60 r skl_gt3_info
-ffffffff829f2d20 r skl_gt4_info
-ffffffff829f2de0 r bxt_info
-ffffffff829f2ea0 r glk_info
-ffffffff829f2f60 r kbl_gt1_info
-ffffffff829f3020 r kbl_gt2_info
-ffffffff829f30e0 r kbl_gt3_info
-ffffffff829f31a0 r cfl_gt1_info
-ffffffff829f3260 r cfl_gt2_info
-ffffffff829f3320 r cfl_gt3_info
-ffffffff829f33e0 r cml_gt1_info
-ffffffff829f34a0 r cml_gt2_info
-ffffffff829f3560 r icl_info
-ffffffff829f3620 r ehl_info
-ffffffff829f36e0 r jsl_info
-ffffffff829f37a0 r tgl_info
-ffffffff829f3860 r rkl_info
-ffffffff829f3920 r adl_s_info
-ffffffff829f39e0 r adl_p_info
-ffffffff829f3aa0 r dg1_info
-ffffffff829f3b60 r dg2_info
-ffffffff829f3c20 r ats_m_info
-ffffffff829f3ce0 r xelpmp_extra_gt
-ffffffff829f3d20 r mtl_info
-ffffffff829f4000 r oa_formats
-ffffffff829f4060 r gen8_update_reg_state_unlocked.flex_regs
-ffffffff829f4080 r gen8_oa_mux_regs
-ffffffff829f40a0 r gen12_oa_b_counters
-ffffffff829f40e0 r gen12_oa_mux_regs
-ffffffff829f5000 r i915_query_funcs
-ffffffff829f6000 R i915_fence_ops
-ffffffff829f7000 r rsgt_ops
-ffffffff829f8000 r fence_ops
-ffffffff829f9000 r i915_ttm_buddy_manager_func
-ffffffff829fa000 r bind_ops
-ffffffff829fb000 r platform_names
-ffffffff829fb140 r subplatform_ult_ids
-ffffffff829fc000 r intel_dram_type_str.str
-ffffffff829fd000 r intel_region_map
-ffffffff829ff000 r pvc_clock_gating_funcs
-ffffffff829ff008 r dg2_clock_gating_funcs
-ffffffff829ff010 r xehpsdv_clock_gating_funcs
-ffffffff829ff018 r adlp_clock_gating_funcs
-ffffffff829ff020 r dg1_clock_gating_funcs
-ffffffff829ff028 r gen12lp_clock_gating_funcs
-ffffffff829ff030 r icl_clock_gating_funcs
-ffffffff829ff038 r cfl_clock_gating_funcs
-ffffffff829ff040 r skl_clock_gating_funcs
-ffffffff829ff048 r kbl_clock_gating_funcs
-ffffffff829ff050 r bxt_clock_gating_funcs
-ffffffff829ff058 r glk_clock_gating_funcs
-ffffffff829ff060 r bdw_clock_gating_funcs
-ffffffff829ff068 r chv_clock_gating_funcs
-ffffffff829ff070 r hsw_clock_gating_funcs
-ffffffff829ff078 r ivb_clock_gating_funcs
-ffffffff829ff080 r vlv_clock_gating_funcs
-ffffffff829ff088 r gen6_clock_gating_funcs
-ffffffff829ff090 r ilk_clock_gating_funcs
-ffffffff829ff098 r g4x_clock_gating_funcs
-ffffffff829ff0a0 r i965gm_clock_gating_funcs
-ffffffff829ff0a8 r i965g_clock_gating_funcs
-ffffffff829ff0b0 r gen3_clock_gating_funcs
-ffffffff829ff0b8 r i85x_clock_gating_funcs
-ffffffff829ff0c0 r i830_clock_gating_funcs
-ffffffff829ff0c8 r nop_clock_gating_funcs
-ffffffff829ff0d0 r ilk_wm_funcs
-ffffffff829ff108 r nop_funcs
-ffffffff829ff140 r vlv_wm_funcs
-ffffffff829ff178 r g4x_wm_funcs
-ffffffff829ff1b0 r pnv_wm_funcs
-ffffffff829ff1e8 r i965_wm_funcs
-ffffffff829ff220 r i9xx_wm_funcs
-ffffffff829ff258 r i845_wm_funcs
-ffffffff829ff290 r cxsr_latency_table
-ffffffff82a00000 r dg2_g10_revid_step_tbl
-ffffffff82a00030 r dg2_g11_revid_step_tbl
-ffffffff82a00050 r xehpsdv_revids
-ffffffff82a00080 r adlp_revids
-ffffffff82a000c0 r adls_rpls_revids
-ffffffff82a00100 r adls_revids
-ffffffff82a00140 r rkl_revids
-ffffffff82a00160 r bxt_revids
-ffffffff82a001a0 r skl_revids
-ffffffff82a001d0 r pvc_bd_subids
-ffffffff82a001f0 r pvc_ct_subids
-ffffffff82a02000 r forcewake_domain_names
-ffffffff82a02080 r __pvc_fw_ranges
-ffffffff82a02200 r pvc_shadowed_regs
-ffffffff82a02320 r __dg2_fw_ranges
-ffffffff82a025f0 r dg2_shadowed_regs
-ffffffff82a02710 r __xehp_fw_ranges
-ffffffff82a029e0 r gen12_shadowed_regs
-ffffffff82a02b00 r __gen12_fw_ranges
-ffffffff82a02d10 r __gen11_fw_ranges
-ffffffff82a02ec0 r gen11_shadowed_regs
-ffffffff82a02f80 r __gen9_fw_ranges
-ffffffff82a03100 r gen8_shadowed_regs
-ffffffff82a03130 r __chv_fw_ranges
-ffffffff82a031f0 r __gen6_fw_ranges
-ffffffff82a03200 r __vlv_fw_ranges
-ffffffff82a03258 r uncore_get_fallback
-ffffffff82a03260 r uncore_get_normal
-ffffffff82a03268 r uncore_get_thread_status
-ffffffff82a04000 r atom_op_names
-ffffffff82a043e0 r opcode_table
-ffffffff82a04b90 r atom_dst_to_src
-ffffffff82a04c10 r atom_io_names
-ffffffff82a04c40 r atom_table_names
-ffffffff82a04e90 r atom_iio_len
-ffffffff82a05000 r vga_control_regs
-ffffffff82a05018 r atombios_helper_funcs
-ffffffff82a06000 r voltage_names
-ffffffff82a06020 r pre_emph_names
-ffffffff82a07000 r radeon_atom_backlight_ops
-ffffffff82a07018 r radeon_atom_enc_funcs
-ffffffff82a07038 r radeon_atom_dig_helper_funcs
-ffffffff82a070a0 r radeon_atom_dac_helper_funcs
-ffffffff82a07108 r radeon_atom_ext_helper_funcs
-ffffffff82a08000 r caicos_cgcg_cgls_default
-ffffffff82a08240 r barts_mgcg_default
-ffffffff82a08900 r turks_mgcg_default
-ffffffff82a08d80 r caicos_mgcg_default
-ffffffff82a09110 r turks_sysls_default
-ffffffff82a091d0 r caicos_sysls_default
-ffffffff82a09280 r caicos_cgcg_cgls_enable
-ffffffff82a094d0 r caicos_cgcg_cgls_disable
-ffffffff82a09730 r barts_mgcg_enable
-ffffffff82a097b0 r turks_mgcg_enable
-ffffffff82a09830 r caicos_mgcg_enable
-ffffffff82a098b0 r caicos_mgcg_disable
-ffffffff82a09930 r turks_sysls_enable
-ffffffff82a099f0 r caicos_sysls_enable
-ffffffff82a09aa0 r turks_sysls_disable
-ffffffff82a09b60 r caicos_sysls_disable
-ffffffff82a0a000 r didt_config_ci
-ffffffff82a0a5b4 r defaults_bonaire_xt
-ffffffff82a0a600 r defaults_saturn_xt
-ffffffff82a0a64c r defaults_hawaii_xt
-ffffffff82a0a698 r defaults_hawaii_pro
-ffffffff82a0b000 r ci_program_jump_on_start.data
-ffffffff82a0c000 r bonaire_io_mc_regs
-ffffffff82a0c120 r hawaii_io_mc_regs
-ffffffff82a0c1d0 r mc_cg_registers
-ffffffff82a0c200 r bonaire_mgcg_cgcg_init
-ffffffff82a0c5e0 r bonaire_golden_registers
-ffffffff82a0c7d0 r bonaire_golden_common_registers
-ffffffff82a0c800 r bonaire_golden_spm_registers
-ffffffff82a0c810 r kalindi_mgcg_cgcg_init
-ffffffff82a0cab0 r kalindi_golden_registers
-ffffffff82a0cc20 r kalindi_golden_common_registers
-ffffffff82a0cc50 r kalindi_golden_spm_registers
-ffffffff82a0cc60 r godavari_golden_registers
-ffffffff82a0cde0 r spectre_mgcg_cgcg_init
-ffffffff82a0d200 r spectre_golden_registers
-ffffffff82a0d330 r spectre_golden_common_registers
-ffffffff82a0d360 r spectre_golden_spm_registers
-ffffffff82a0d370 r hawaii_mgcg_cgcg_init
-ffffffff82a0d880 r hawaii_golden_registers
-ffffffff82a0da30 r hawaii_golden_common_registers
-ffffffff82a0da6c r hawaii_golden_spm_registers
-ffffffff82a0da80 r spectre_rlc_save_restore_register_list
-ffffffff82a0e170 r kalindi_rlc_save_restore_register_list
-ffffffff82a0e680 r ci_cs_data
-ffffffff82a0e6a0 r ci_SECT_CONTEXT_defs
-ffffffff82a0e720 r ci_SECT_CONTEXT_def_1
-ffffffff82a0ea70 r ci_SECT_CONTEXT_def_3
-ffffffff82a0ea90 r ci_SECT_CONTEXT_def_4
-ffffffff82a0ed04 r ci_SECT_CONTEXT_def_5
-ffffffff82a0ed0c r ci_SECT_CONTEXT_def_6
-ffffffff82a0ed10 r ci_SECT_CONTEXT_def_2
-ffffffff82a0f160 r ci_SECT_CONTEXT_def_7
-ffffffff82a0f510 r cik_default_state
-ffffffff82a11000 r dce3_2_afmt_write_sad_regs.eld_reg_to_type
-ffffffff82a12000 r dce6_afmt_write_sad_regs.eld_reg_to_type
-ffffffff82a13000 r ni_tx_offsets
-ffffffff82a13020 r evergreen_dp_offsets
-ffffffff82a13040 r evergreen_disp_int_status
-ffffffff82a13060 r evergreen_golden_registers
-ffffffff82a13260 r evergreen_golden_registers2
-ffffffff82a13310 r cypress_mgcg_init
-ffffffff82a13a10 r juniper_mgcg_init
-ffffffff82a13e80 r redwood_mgcg_init
-ffffffff82a141b0 r cedar_golden_registers
-ffffffff82a14390 r cedar_mgcg_init
-ffffffff82a145f0 r wrestler_golden_registers
-ffffffff82a14840 r supersumo_golden_registers
-ffffffff82a14ba0 r sumo_golden_registers
-ffffffff82a14be0 r barts_golden_registers
-ffffffff82a14e00 r turks_golden_registers
-ffffffff82a15040 r caicos_golden_registers
-ffffffff82a15280 r sumo_rlc_save_restore_register_list
-ffffffff82a153d0 r evergreen_cs_data
-ffffffff82a15410 r SECT_CONTEXT_defs
-ffffffff82a15490 r SECT_CLEAR_defs
-ffffffff82a154b0 r SECT_CTRLCONST_defs
-ffffffff82a154d0 r SECT_CONTEXT_def_2
-ffffffff82a154f0 r SECT_CONTEXT_def_4
-ffffffff82a15680 r SECT_CONTEXT_def_5
-ffffffff82a156a0 r SECT_CONTEXT_def_6
-ffffffff82a15780 r SECT_CONTEXT_def_1
-ffffffff82a15f20 r SECT_CONTEXT_def_3
-ffffffff82a16000 r SECT_CONTEXT_def_7
-ffffffff82a16488 r SECT_CLEAR_def_1
-ffffffff82a16494 r SECT_CTRLCONST_def_1
-ffffffff82a164a0 r evergreen_default_state
-ffffffff82a17000 r cayman_reg_safe_bm
-ffffffff82a19000 r evergreen_reg_safe_bm
-ffffffff82a1c000 r evergreen_hdmi_write_sad_regs.eld_reg_to_type
-ffffffff82a1d000 r didt_config_kv
-ffffffff82a1e000 r barts_io_mc_regs
-ffffffff82a1e0f0 r turks_io_mc_regs
-ffffffff82a1e1e0 r caicos_io_mc_regs
-ffffffff82a1e2d0 r cayman_io_mc_regs
-ffffffff82a1e3c0 r cayman_golden_registers
-ffffffff82a1e580 r cayman_golden_registers2
-ffffffff82a1e5d0 r dvst_golden_registers
-ffffffff82a1e860 r dvst_golden_registers2
-ffffffff82a1e890 r scrapper_golden_registers
-ffffffff82a1ed70 r tn_rlc_save_restore_register_list
-ffffffff82a1ef60 r cayman_cs_data
-ffffffff82a1efa0 r SECT_CONTEXT_defs
-ffffffff82a1f020 r SECT_CLEAR_defs
-ffffffff82a1f040 r SECT_CTRLCONST_defs
-ffffffff82a1f060 r SECT_CONTEXT_def_2
-ffffffff82a1f080 r SECT_CONTEXT_def_4
-ffffffff82a1f210 r SECT_CONTEXT_def_5
-ffffffff82a1f230 r SECT_CONTEXT_def_1
-ffffffff82a1f9d0 r SECT_CONTEXT_def_3
-ffffffff82a1fab0 r SECT_CONTEXT_def_6
-ffffffff82a1fb90 r SECT_CONTEXT_def_7
-ffffffff82a20018 r SECT_CLEAR_def_1
-ffffffff82a20024 r SECT_CTRLCONST_def_1
-ffffffff82a20030 r cayman_default_state
-ffffffff82a21000 r cac_weights_cayman_xt
-ffffffff82a21128 r cac_weights_cayman_pro
-ffffffff82a21250 r cac_weights_cayman_le
-ffffffff82a21380 r cayman_cgcg_cgls_default
-ffffffff82a215c0 r cayman_mgcg_default
-ffffffff82a21f20 r cayman_sysls_default
-ffffffff82a21ff0 r cayman_cgcg_cgls_enable
-ffffffff82a22240 r cayman_cgcg_cgls_disable
-ffffffff82a224a0 r cayman_mgcg_enable
-ffffffff82a22520 r cayman_mgcg_disable
-ffffffff82a225a0 r cayman_sysls_enable
-ffffffff82a22670 r cayman_sysls_disable
-ffffffff82a23000 r rn50_reg_safe_bm
-ffffffff82a231a0 r r100_reg_safe_bm
-ffffffff82a24000 r r200_reg_safe_bm
-ffffffff82a25000 r r300_reg_safe_bm
-ffffffff82a26000 r r420_reg_safe_bm
-ffffffff82a28000 r color_formats_table
-ffffffff82a28480 r r600_reg_safe_bm
-ffffffff82a2b000 R r600_utc
-ffffffff82a2b040 R r600_dtc
-ffffffff82a2b080 r r600_encode_pci_lane_width.encoded_lanes
-ffffffff82a2d000 r r100_gfx_ring
-ffffffff82a2d070 r r300_gfx_ring
-ffffffff82a2d0e0 r rv515_gfx_ring
-ffffffff82a2d150 r r600_gfx_ring
-ffffffff82a2d1c0 r r600_dma_ring
-ffffffff82a2d230 r rv6xx_uvd_ring
-ffffffff82a2d2a0 r rv770_uvd_ring
-ffffffff82a2d310 r evergreen_gfx_ring
-ffffffff82a2d380 r evergreen_dma_ring
-ffffffff82a2d3f0 r cayman_gfx_ring
-ffffffff82a2d460 r cayman_dma_ring
-ffffffff82a2d4d0 r cayman_uvd_ring
-ffffffff82a2d540 r trinity_vce_ring
-ffffffff82a2d5b0 r si_gfx_ring
-ffffffff82a2d620 r si_dma_ring
-ffffffff82a2d690 r ci_gfx_ring
-ffffffff82a2d700 r ci_cp_ring
-ffffffff82a2d770 r ci_dma_ring
-ffffffff82a2d7e0 r ci_vce_ring
-ffffffff82a2e000 r object_connector_convert
-ffffffff82a2e060 r supported_devices_connector_convert
-ffffffff82a2e0a0 r supported_devices_connector_object_id_convert
-ffffffff82a2e0c0 r thermal_controller_names
-ffffffff82a2e100 r pp_lib_thermal_controller_names
-ffffffff82a2f000 r pin_offsets
-ffffffff82a2f020 r radeon_audio_acr.hdmi_predefined_acr
-ffffffff82a31000 r thermal_controller_names
-ffffffff82a31020 r default_primarydac_adj
-ffffffff82a31120 r default_tvdac_adj
-ffffffff82a31220 r default_tmds_pll
-ffffffff82a32000 r radeon_dp_connector_helper_funcs
-ffffffff82a32050 r radeon_vga_connector_helper_funcs
-ffffffff82a320a0 r radeon_dvi_connector_helper_funcs
-ffffffff82a320f0 r radeon_tv_connector_helper_funcs
-ffffffff82a32140 r radeon_lvds_connector_helper_funcs
-ffffffff82a32190 r radeon_dp_connector_funcs
-ffffffff82a32298 r radeon_lvds_bridge_connector_funcs
-ffffffff82a32310 r radeon_vga_connector_funcs
-ffffffff82a32388 r radeon_dvi_connector_funcs
-ffffffff82a32400 r radeon_edp_connector_funcs
-ffffffff82a32478 r radeon_tv_connector_funcs
-ffffffff82a324f0 r radeon_lvds_connector_funcs
-ffffffff82a33000 r radeon_family_name
-ffffffff82a333f0 r radeon_px_quirk_list
-ffffffff82a34000 r radeon_fb_funcs
-ffffffff82a34018 r radeon_mode_funcs
-ffffffff82a34060 r radeon_tmds_pll_enum_list
-ffffffff82a34080 r radeon_tv_std_enum_list
-ffffffff82a34100 r radeon_underscan_enum_list
-ffffffff82a34130 r radeon_audio_enum_list
-ffffffff82a34160 r radeon_dither_enum_list
-ffffffff82a34180 r radeon_output_csc_enum_list
-ffffffff82a341c0 r radeon_crtc_funcs
-ffffffff82a34280 r hpd_names
-ffffffff82a342b0 r encoder_names
-ffffffff82a343e0 r radeon_afmt_init.eg_offsets
-ffffffff82a35000 r aux_offset
-ffffffff82a36000 R radeondrm_ca
-ffffffff82a36030 r pciidlist
-ffffffff82a3a1d0 r kms_driver
-ffffffff82a3a2c0 r radeon_ioctls_kms
-ffffffff82a3b000 r radeon_fb_helper_funcs
-ffffffff82a3b008 r radeonfb_ops
-ffffffff82a3c000 R radeon_fence_ops
-ffffffff82a3e000 R radeon_gem_object_funcs
-ffffffff82a3e060 r radeon_gem_vm_ops
-ffffffff82a3f000 r radeon_i2c_algo
-ffffffff82a3f010 r radeon_atom_i2c_algo
-ffffffff82a40000 r legacy_helper_funcs
-ffffffff82a41000 r radeon_backlight_ops
-ffffffff82a41018 r radeon_legacy_lvds_enc_funcs
-ffffffff82a41038 r radeon_legacy_lvds_helper_funcs
-ffffffff82a410a0 r radeon_legacy_tmds_int_enc_funcs
-ffffffff82a410c0 r radeon_legacy_tmds_int_helper_funcs
-ffffffff82a41128 r radeon_legacy_primary_dac_enc_funcs
-ffffffff82a41148 r radeon_legacy_primary_dac_helper_funcs
-ffffffff82a411b0 r radeon_legacy_tv_dac_enc_funcs
-ffffffff82a411d0 r radeon_legacy_tv_dac_helper_funcs
-ffffffff82a41238 r radeon_legacy_tmds_ext_enc_funcs
-ffffffff82a41258 r radeon_legacy_tmds_ext_helper_funcs
-ffffffff82a42000 r SLOPE_value
-ffffffff82a42030 r YCOEF_EN_value
-ffffffff82a42060 r YCOEF_value
-ffffffff82a42090 r available_tv_modes
-ffffffff82a42110 r hor_timing_NTSC
-ffffffff82a42150 r vert_timing_NTSC
-ffffffff82a42190 r hor_timing_PAL
-ffffffff82a421d0 r vert_timing_PAL
-ffffffff82a44000 r radeon_pm_state_type_name
-ffffffff82a45000 r radeon_evict_flags.placements
-ffffffff82a48000 r rs600_reg_safe_bm
-ffffffff82a4a000 r rv515_reg_safe_bm
-ffffffff82a4b000 r dll_speed_table
-ffffffff82a4c000 r r7xx_golden_registers
-ffffffff82a4c090 r r7xx_golden_dyn_gpr_registers
-ffffffff82a4c100 r rv770ce_golden_registers
-ffffffff82a4c160 r rv770_golden_registers
-ffffffff82a4c1b0 r rv770_mgcg_init
-ffffffff82a4c8f0 r rv730_golden_registers
-ffffffff82a4c950 r rv730_mgcg_init
-ffffffff82a4cee0 r rv710_golden_registers
-ffffffff82a4cf30 r rv710_mgcg_init
-ffffffff82a4d1d0 r rv740_golden_registers
-ffffffff82a4d360 r rv740_mgcg_init
-ffffffff82a4f000 r rv730_smc_int_vectors
-ffffffff82a4f040 r rv710_smc_int_vectors
-ffffffff82a4f080 r rv740_smc_int_vectors
-ffffffff82a4f0c0 r cypress_smc_int_vectors
-ffffffff82a4f100 r caicos_smc_int_vectors
-ffffffff82a4f140 r cayman_smc_int_vectors
-ffffffff82a50000 r tahiti_io_mc_regs
-ffffffff82a50120 r pitcairn_io_mc_regs
-ffffffff82a50240 r verde_io_mc_regs
-ffffffff82a50360 r oland_io_mc_regs
-ffffffff82a50480 r hainan_io_mc_regs
-ffffffff82a505a0 r crtc_offsets
-ffffffff82a505c0 r si_disp_int_status
-ffffffff82a505e0 r tahiti_golden_registers
-ffffffff82a50760 r tahiti_golden_rlc_registers
-ffffffff82a507b0 r tahiti_mgcg_cgcg_init
-ffffffff82a50d98 r tahiti_golden_registers2
-ffffffff82a50db0 r pitcairn_golden_registers
-ffffffff82a50f00 r pitcairn_golden_rlc_registers
-ffffffff82a50f40 r pitcairn_mgcg_cgcg_init
-ffffffff82a513b0 r verde_golden_registers
-ffffffff82a51620 r verde_golden_rlc_registers
-ffffffff82a51660 r verde_mgcg_cgcg_init
-ffffffff82a51ae0 r oland_golden_registers
-ffffffff82a51c30 r oland_golden_rlc_registers
-ffffffff82a51c70 r oland_mgcg_cgcg_init
-ffffffff82a52000 r hainan_golden_registers
-ffffffff82a5212c r hainan_golden_registers2
-ffffffff82a52140 r hainan_mgcg_cgcg_init
-ffffffff82a524b0 r verde_rlc_save_restore_register_list
-ffffffff82a52820 r si_cs_data
-ffffffff82a52840 r si_SECT_CONTEXT_defs
-ffffffff82a528c0 r si_SECT_CONTEXT_def_1
-ffffffff82a52c10 r si_SECT_CONTEXT_def_3
-ffffffff82a52c30 r si_SECT_CONTEXT_def_4
-ffffffff82a52ea4 r si_SECT_CONTEXT_def_5
-ffffffff82a52ea8 r si_SECT_CONTEXT_def_6
-ffffffff82a52eb0 r si_SECT_CONTEXT_def_2
-ffffffff82a532f0 r si_SECT_CONTEXT_def_7
-ffffffff82a536a0 r mc_cg_registers
-ffffffff82a536d0 r si_default_state
-ffffffff82a54000 r cac_weights_tahiti
-ffffffff82a544d0 r lcac_tahiti
-ffffffff82a54ba0 r cac_override_tahiti
-ffffffff82a54bb4 r powertune_data_tahiti
-ffffffff82a54bf0 r dte_data_tahiti
-ffffffff82a54cc0 r dte_data_new_zealand
-ffffffff82a54d90 r dte_data_malta
-ffffffff82a54e60 r lcac_pitcairn
-ffffffff82a55530 r cac_override_pitcairn
-ffffffff82a55544 r powertune_data_pitcairn
-ffffffff82a55580 r lcac_cape_verde
-ffffffff82a559d0 r cac_override_cape_verde
-ffffffff82a559e4 r powertune_data_cape_verde
-ffffffff82a55a20 r cac_weights_cape_verde_pro
-ffffffff82a55ef0 r cac_weights_heathrow
-ffffffff82a563c0 r cac_weights_chelsea_xt
-ffffffff82a56890 r cac_weights_chelsea_pro
-ffffffff82a56d60 r cac_weights_cape_verde
-ffffffff82a57230 r cac_weights_mars_pro
-ffffffff82a57700 r lcac_mars_pro
-ffffffff82a57a60 r cac_override_oland
-ffffffff82a57a74 r powertune_data_mars_pro
-ffffffff82a57ab0 r cac_weights_mars_xt
-ffffffff82a57f80 r cac_weights_oland_pro
-ffffffff82a58450 r cac_weights_oland_xt
-ffffffff82a58920 r lcac_oland
-ffffffff82a58c7c r powertune_data_oland
-ffffffff82a58cb8 r dte_data_oland
-ffffffff82a58d90 r cac_weights_hainan
-ffffffff82a59254 r powertune_data_hainan
-ffffffff82a59290 r dte_data_aruba_pro
-ffffffff82a59360 r dte_data_tahiti_pro
-ffffffff82a59430 r dte_data_curacao_pro
-ffffffff82a59500 r dte_data_neptune_xt
-ffffffff82a595d0 r dte_data_sun_xt
-ffffffff82a596a0 r dte_data_venus_xtx
-ffffffff82a59770 r dte_data_venus_xt
-ffffffff82a59840 r dte_data_venus_pro
-ffffffff82a59910 r dte_data_mars_pro
-ffffffff82a5a000 r si_program_jump_on_start.data
-ffffffff82a5b000 r sumo_dtc
-ffffffff82a5c000 r trinity_mgcg_shls_default
-ffffffff82a5c380 r trinity_sysls_enable
-ffffffff82a5c450 r trinity_sysls_disable
-ffffffff82a5e000 r GC_BASE
-ffffffff82a5e0a8 r HDP_BASE
-ffffffff82a5e150 r MMHUB_BASE
-ffffffff82a5e1f8 r ATHUB_BASE
-ffffffff82a5e2a0 r NBIO_BASE
-ffffffff82a5e348 r MP0_BASE
-ffffffff82a5e3f0 r MP1_BASE
-ffffffff82a5e498 r DF_BASE
-ffffffff82a5e540 r OSSSYS_BASE
-ffffffff82a5e5e8 r SDMA0_BASE
-ffffffff82a5e690 r SDMA1_BASE
-ffffffff82a5e738 r SDMA2_BASE
-ffffffff82a5e7e0 r SDMA3_BASE
-ffffffff82a5e888 r SDMA4_BASE
-ffffffff82a5e930 r SMUIO_BASE
-ffffffff82a5e9d8 r THM_BASE
-ffffffff82a5ea80 r UMC_BASE
-ffffffff82a5eb28 r VCN_BASE
-ffffffff82a5f000 r amdgpu_afmt_predefined_acr
-ffffffff82a60000 r atom_op_names
-ffffffff82a603e0 r opcode_table
-ffffffff82a60bd0 r atom_dst_to_src
-ffffffff82a60c50 r atom_io_names
-ffffffff82a60c80 r atom_table_names
-ffffffff82a60ed0 r atom_iio_len
-ffffffff82a61000 r object_connector_convert
-ffffffff82a61058 R amdgpu_vbios_version_attr_group
-ffffffff82a62000 r voltage_names
-ffffffff82a62020 r pre_emph_names
-ffffffff82a63000 r amdgpu_atombios_encoder_backlight_ops
-ffffffff82a65000 r amdgpu_benchmark.common_modes
-ffffffff82a66000 r amdgpu_cgs_ops
-ffffffff82a67000 r amdgpu_connector_dp_helper_funcs
-ffffffff82a67050 r amdgpu_connector_vga_helper_funcs
-ffffffff82a670a0 r amdgpu_connector_dvi_helper_funcs
-ffffffff82a670f0 r amdgpu_connector_lvds_helper_funcs
-ffffffff82a67140 r amdgpu_connector_dp_funcs
-ffffffff82a671c0 r amdgpu_connector_add_common_modes.common_modes
-ffffffff82a67248 r amdgpu_connector_edp_funcs
-ffffffff82a672c0 r amdgpu_connector_vga_funcs
-ffffffff82a67338 r amdgpu_connector_dvi_funcs
-ffffffff82a673b0 r amdgpu_connector_lvds_funcs
-ffffffff82a69000 R amdgpu_ctx_num_entities
-ffffffff82a6a000 r amdgpu_kms_driver
-ffffffff82a6a0f0 r amdgpu_device_ip_reinit_late_sriov.ip_order
-ffffffff82a6b000 r hw_id_map
-ffffffff82a6b090 r hw_id_names
-ffffffff82a6c000 r hpd_names
-ffffffff82a6c030 r encoder_names
-ffffffff82a6c180 r dcc_retile_formats
-ffffffff82a6c270 r dcc_formats
-ffffffff82a6c360 R amdgpu_mode_funcs
-ffffffff82a6c3b0 r amdgpu_underscan_enum_list
-ffffffff82a6c3e0 r amdgpu_audio_enum_list
-ffffffff82a6c410 r amdgpu_dither_enum_list
-ffffffff82a6c430 r amdgpu_fb_funcs
-ffffffff82a6d000 R amdgpu_dmabuf_ops
-ffffffff82a6e000 R amdgpu_ioctls_kms
-ffffffff82a6e210 R amdgpu_ca
-ffffffff82a6e240 r pciidlist
-ffffffff82a6f110 r amdgpu_unsupported_pciidlist
-ffffffff82a6f690 r amdgpu_kms_driver
-ffffffff82a70000 r amdgpu_job_fence_ops
-ffffffff82a70038 r amdgpu_fence_ops
-ffffffff82a71000 r amdgpu_gem_object_funcs
-ffffffff82a71060 r amdgpu_gem_vm_ops
-ffffffff82a73000 R amdgpu_gtt_mgr_attr_group
-ffffffff82a73018 r amdgpu_gtt_mgr_func
-ffffffff82a74000 r amdgpu_atombios_i2c_algo
-ffffffff82a75000 R amdgpu_sched_ops
-ffffffff82a78000 r amdgpu_vram_names
-ffffffff82a79000 r amdgpu_preempt_mgr_func
-ffffffff82a7a000 R psp_ip_funcs
-ffffffff82a7a0a0 R psp_v3_1_ip_block
-ffffffff82a7a0b8 R psp_v10_0_ip_block
-ffffffff82a7a0d0 R psp_v11_0_ip_block
-ffffffff82a7a0e8 R psp_v11_0_8_ip_block
-ffffffff82a7a100 R psp_v12_0_ip_block
-ffffffff82a7a118 R psp_v13_0_ip_block
-ffffffff82a7a130 R psp_v13_0_4_ip_block
-ffffffff82a7c000 r amdgpu_evict_flags.placements
-ffffffff82a80000 R amdgpu_vkms_ip_block
-ffffffff82a82000 R amdgpu_vm_cpu_funcs
-ffffffff82a84000 R amdgpu_vm_sdma_funcs
-ffffffff82a85000 R amdgpu_vram_mgr_attr_group
-ffffffff82a85018 r amdgpu_vram_mgr_func
-ffffffff82a86000 r xgmi_pcs_err_status_reg_arct
-ffffffff82a87000 r GC_BASE
-ffffffff82a870c0 r HDP_BASE
-ffffffff82a87180 r MMHUB_BASE
-ffffffff82a87240 r ATHUB_BASE
-ffffffff82a87300 r NBIF0_BASE
-ffffffff82a873c0 r MP0_BASE
-ffffffff82a87480 r MP1_BASE
-ffffffff82a87540 r UVD_BASE
-ffffffff82a87600 r DF_BASE
-ffffffff82a876c0 r OSSSYS_BASE
-ffffffff82a87780 r SDMA0_BASE
-ffffffff82a87840 r SDMA1_BASE
-ffffffff82a87900 r SDMA2_BASE
-ffffffff82a879c0 r SDMA3_BASE
-ffffffff82a87a80 r SDMA4_BASE
-ffffffff82a87b40 r SDMA5_BASE
-ffffffff82a87c00 r SDMA6_BASE
-ffffffff82a87cc0 r SDMA7_BASE
-ffffffff82a87d80 r SMUIO_BASE
-ffffffff82a87e40 r THM_BASE
-ffffffff82a87f00 r UMC_BASE
-ffffffff82a87fc0 r RSMU_BASE
-ffffffff82a89000 r cz_ih_ip_funcs
-ffffffff82a890a0 R cz_ih_ip_block
-ffffffff82a890b8 r cz_ih_funcs
-ffffffff82a8a000 r crtc_offsets
-ffffffff82a8a020 r dce_v10_0_ip_funcs
-ffffffff82a8a0c0 R dce_v10_0_ip_block
-ffffffff82a8a0d8 R dce_v10_1_ip_block
-ffffffff82a8a0f0 r dce_v10_0_display_funcs
-ffffffff82a8a150 r hpd_offsets
-ffffffff82a8a168 r dce_v10_0_encoder_funcs
-ffffffff82a8a188 r dce_v10_0_dac_helper_funcs
-ffffffff82a8a1f0 r dce_v10_0_dig_helper_funcs
-ffffffff82a8a258 r dce_v10_0_ext_helper_funcs
-ffffffff82a8a2c0 r dce_v10_0_audio_write_sad_regs.eld_reg_to_type
-ffffffff82a8a2f0 r dce_v10_0_crtc_irq_funcs
-ffffffff82a8a300 r dce_v10_0_pageflip_irq_funcs
-ffffffff82a8a310 r dce_v10_0_hpd_irq_funcs
-ffffffff82a8a320 r interrupt_status_offsets
-ffffffff82a8a380 r dce_v10_0_crtc_funcs
-ffffffff82a8a440 r dce_v10_0_crtc_helper_funcs
-ffffffff82a8a4c0 r vga_control_regs
-ffffffff82a8a4e0 r dig_offsets
-ffffffff82a8a500 r pin_offsets
-ffffffff82a8a520 r fiji_mgcg_cgcg_init
-ffffffff82a8a540 r golden_settings_fiji_a10
-ffffffff82a8a570 r tonga_mgcg_cgcg_init
-ffffffff82a8a590 r golden_settings_tonga_a11
+ffffffff829c2010 r set_proto_ctx_engines_extensions
+ffffffff829c3000 r create_extensions
+ffffffff829c4000 r i915_dmabuf_ops
+ffffffff829c6000 r execbuf_extensions
+ffffffff829c6010 r user_ring_map
+ffffffff829c7000 r i915_gem_object_internal_ops
+ffffffff829c8000 r i915_gem_object_funcs
+ffffffff829c9000 R i915_gem_shmem_ops
+ffffffff829c9080 r shmem_region_ops
+ffffffff829ca000 r i915_region_stolen_lmem_ops
+ffffffff829ca020 r i915_region_stolen_smem_ops
+ffffffff829ca040 r i915_gem_object_stolen_ops
+ffffffff829cb000 r ttm_system_region_ops
+ffffffff829cb020 r sys_placement_flags
+ffffffff829cb030 r tt_rsgt_ops
+ffffffff829cb038 r i915_gem_ttm_obj_ops
+ffffffff829cc000 r dma_fence_memcpy_ops
+ffffffff829cd000 r i915_ttm_recover_region.recover_ops
+ffffffff829cd020 r i915_ttm_backup_region.backup_ops
+ffffffff829cd028 r i915_ttm_restore_region.restore_ops
+ffffffff829ce000 r pd_dummy_obj_ops
+ffffffff829ce080 r pd_vma_ops
+ffffffff829cf000 r gen6_null_state_relocs
+ffffffff829cf020 r gen6_null_state_batch
+ffffffff829cf470 R gen6_null_state
+ffffffff829d0000 r hsw_clear_kernel
+ffffffff829d0340 r ivb_clear_kernel
+ffffffff829d1000 r gen7_null_state_relocs
+ffffffff829d1018 R gen7_null_state
+ffffffff829d1030 r gen7_null_state_batch
+ffffffff829d2000 r gen8_null_state_relocs
+ffffffff829d2018 R gen8_null_state
+ffffffff829d2030 r gen8_null_state_batch
+ffffffff829d3000 r gen9_null_state_relocs
+ffffffff829d3018 R gen9_null_state
+ffffffff829d3030 r gen9_null_state_batch
+ffffffff829d4000 r intel_engines
+ffffffff829d41a0 r get_reset_domain.engine_reset_domains
+ffffffff829d4210 r get_reset_domain.engine_reset_domains.39
+ffffffff829d425c r engine_class_guc_class_map
+ffffffff829d4270 r __cs_pending_mi_force_wakes._reg
+ffffffff829d5000 r wf_ops
+ffffffff829d6000 r intel_engine_class_repr.uabi_names
+ffffffff829d6030 r uabi_classes
+ffffffff829d6036 r legacy_ring_idx.map
+ffffffff829d7000 r execlists_context_ops
+ffffffff829d7080 r virtual_context_ops
+ffffffff829d8000 r mmio_invalidate_full.gen12_regs
+ffffffff829d9000 r pvc_instance0_steering_table
+ffffffff829d9070 r xehpsdv_mslice_steering_table
+ffffffff829d90a0 r dg2_lncf_steering_table
+ffffffff829d90c0 r xehpsdv_lncf_steering_table
+ffffffff829d90e0 r icl_l3bank_steering_table
+ffffffff829da000 r wf_ops
+ffffffff829db000 r gen12_rcs_offsets
+ffffffff829db090 r gen9_rcs_offsets
+ffffffff829db110 r gen9_xcs_offsets
+ffffffff829db190 r gen8_xcs_offsets
+ffffffff829dc000 r pvc_mocs_table
+ffffffff829dc020 r dg2_mocs_table_g10_ax
+ffffffff829dc040 r dg2_mocs_table
+ffffffff829dc060 r xehpsdv_mocs_table
+ffffffff829dc260 r dg1_mocs_table
+ffffffff829dc460 r tgl_mocs_table
+ffffffff829dc660 r gen12_mocs_table
+ffffffff829dc860 r icl_mocs_table
+ffffffff829dca60 r skl_mocs_table
+ffffffff829dcc60 r broxton_mocs_table
+ffffffff829dcc80 r mocs_offset.offset
+ffffffff829dd000 r intel_region_lmem_ops
+ffffffff829df000 r ring_context_ops
+ffffffff829e0000 r cparams
+ffffffff829e1000 r mcr_ranges_xehp
+ffffffff829e1070 r mcr_ranges_gen12
+ffffffff829e10a0 r mcr_ranges_gen8
+ffffffff829e2028 r guc_class_engine_class_map
+ffffffff829e2030 r xe_lpd_lists
+ffffffff829e2170 r default_lists
+ffffffff829e22b0 r xe_lpd_global_regs
+ffffffff829e23c0 r xe_lpd_rc_class_regs
+ffffffff829e2420 r xe_lpd_rc_inst_regs
+ffffffff829e2720 r empty_regs_list
+ffffffff829e2720 r xe_lpd_vd_inst_regs
+ffffffff829e2a20 r xe_lpd_vec_class_regs
+ffffffff829e2a80 r xe_lpd_vec_inst_regs
+ffffffff829e2d80 r xe_lpd_blt_inst_regs
+ffffffff829e3080 r default_global_regs
+ffffffff829e3110 r default_rc_class_regs
+ffffffff829e4000 r _guc_log_init_sizes.sections
+ffffffff829e6000 r guc_context_ops
+ffffffff829e6080 r virtual_guc_context_ops
+ffffffff829e6100 r virtual_parent_context_ops
+ffffffff829e6180 r virtual_child_context_ops
+ffffffff829e6200 r engine_class_guc_class_map
+ffffffff829e6206 r guc_class_engine_class_map
+ffffffff829e8000 r uc_ops_off
+ffffffff829e8038 r uc_ops_on
+ffffffff829e9000 r __uc_fw_auto_select.blobs_guc
+ffffffff829e9160 r __uc_fw_auto_select.blobs_huc
+ffffffff829e9290 r __uc_fw_auto_select.blobs_all
+ffffffff829ea000 r hsw_render_ring_cmd_table
+ffffffff829ea030 r gen7_render_cmd_table
+ffffffff829ea050 r hsw_render_reg_tables
+ffffffff829ea070 r ivb_render_reg_tables
+ffffffff829ea080 r gen7_video_cmd_table
+ffffffff829ea0a0 r gen9_blt_cmd_table
+ffffffff829ea0b0 r hsw_blt_ring_cmd_table
+ffffffff829ea0e0 r gen7_blt_cmd_table
+ffffffff829ea100 r gen9_blt_reg_tables
+ffffffff829ea110 r hsw_blt_reg_tables
+ffffffff829ea120 r ivb_blt_reg_tables
+ffffffff829ea130 r hsw_vebox_cmd_table
+ffffffff829ea150 r noop_desc
+ffffffff829ea1b0 r gen7_common_cmds
+ffffffff829ea5d0 r gen7_render_cmds
+ffffffff829eacb0 r hsw_render_cmds
+ffffffff829eb2e0 r gen7_render_regs
+ffffffff829eb600 r hsw_render_regs
+ffffffff829eb7a0 r gen7_video_cmds
+ffffffff829eba10 r gen9_blt_cmds
+ffffffff829ec040 r gen7_blt_cmds
+ffffffff829ec250 r hsw_blt_cmds
+ffffffff829ec300 r gen9_blt_regs
+ffffffff829ec4e0 r gen7_blt_regs
+ffffffff829ec540 r gen7_vecs_cmds
+ffffffff829ed000 R inteldrm_backlight_ops
+ffffffff829ed018 R inteldrm_ca
+ffffffff829ed040 r i915_drm_driver
+ffffffff829ed130 r i915_ioctls
+ffffffff829ee000 r i915_hpd_funcs
+ffffffff829ee008 r icp_hpd_funcs
+ffffffff829ee010 r dg1_hpd_funcs
+ffffffff829ee018 r gen11_hpd_funcs
+ffffffff829ee020 r bxt_hpd_funcs
+ffffffff829ee028 r spt_hpd_funcs
+ffffffff829ee030 r ilk_hpd_funcs
+ffffffff829ee040 r hpd_status_g4x
+ffffffff829ee080 r hpd_status_i915
+ffffffff829ee0c0 r hpd_gen11
+ffffffff829ee100 r hpd_sde_dg1
+ffffffff829ee140 r hpd_icp
+ffffffff829ee180 r hpd_spt
+ffffffff829ee1c0 r hpd_cpt
+ffffffff829ee200 r hpd_ibx
+ffffffff829ee240 r hpd_bxt
+ffffffff829ee280 r hpd_bdw
+ffffffff829ee2c0 r hpd_ivb
+ffffffff829ee300 r hpd_ilk
+ffffffff829ee340 r hpd_mask_i915
+ffffffff829ef000 r init_funcs
+ffffffff829f0000 R pciidlist
+ffffffff829f20a0 r i830_info
+ffffffff829f2160 r i845g_info
+ffffffff829f2220 r i85x_info
+ffffffff829f22e0 r i865g_info
+ffffffff829f23a0 r i915g_info
+ffffffff829f2460 r i915gm_info
+ffffffff829f2520 r i945g_info
+ffffffff829f25e0 r i945gm_info
+ffffffff829f26a0 r i965g_info
+ffffffff829f2760 r g33_info
+ffffffff829f2820 r i965gm_info
+ffffffff829f28e0 r gm45_info
+ffffffff829f29a0 r g45_info
+ffffffff829f2a60 r pnv_g_info
+ffffffff829f2b20 r pnv_m_info
+ffffffff829f2be0 r ilk_d_info
+ffffffff829f2ca0 r ilk_m_info
+ffffffff829f2d60 r snb_d_gt1_info
+ffffffff829f2e20 r snb_d_gt2_info
+ffffffff829f2ee0 r snb_m_gt1_info
+ffffffff829f2fa0 r snb_m_gt2_info
+ffffffff829f3060 r ivb_q_info
+ffffffff829f3120 r ivb_m_gt1_info
+ffffffff829f31e0 r ivb_m_gt2_info
+ffffffff829f32a0 r ivb_d_gt1_info
+ffffffff829f3360 r ivb_d_gt2_info
+ffffffff829f3420 r hsw_gt1_info
+ffffffff829f34e0 r hsw_gt2_info
+ffffffff829f35a0 r hsw_gt3_info
+ffffffff829f3660 r vlv_info
+ffffffff829f3720 r bdw_gt1_info
+ffffffff829f37e0 r bdw_gt2_info
+ffffffff829f38a0 r bdw_gt3_info
+ffffffff829f3960 r bdw_rsvd_info
+ffffffff829f3a20 r chv_info
+ffffffff829f3ae0 r skl_gt1_info
+ffffffff829f3ba0 r skl_gt2_info
+ffffffff829f3c60 r skl_gt3_info
+ffffffff829f3d20 r skl_gt4_info
+ffffffff829f3de0 r bxt_info
+ffffffff829f3ea0 r glk_info
+ffffffff829f3f60 r kbl_gt1_info
+ffffffff829f4020 r kbl_gt2_info
+ffffffff829f40e0 r kbl_gt3_info
+ffffffff829f41a0 r cfl_gt1_info
+ffffffff829f4260 r cfl_gt2_info
+ffffffff829f4320 r cfl_gt3_info
+ffffffff829f43e0 r cml_gt1_info
+ffffffff829f44a0 r cml_gt2_info
+ffffffff829f4560 r icl_info
+ffffffff829f4620 r ehl_info
+ffffffff829f46e0 r jsl_info
+ffffffff829f47a0 r tgl_info
+ffffffff829f4860 r rkl_info
+ffffffff829f4920 r adl_s_info
+ffffffff829f49e0 r adl_p_info
+ffffffff829f4aa0 r dg1_info
+ffffffff829f4b60 r dg2_info
+ffffffff829f4c20 r ats_m_info
+ffffffff829f4ce0 r xelpmp_extra_gt
+ffffffff829f4d20 r mtl_info
+ffffffff829f5000 r oa_formats
+ffffffff829f5060 r gen8_update_reg_state_unlocked.flex_regs
+ffffffff829f5080 r gen8_oa_mux_regs
+ffffffff829f50a0 r gen12_oa_b_counters
+ffffffff829f50e0 r gen12_oa_mux_regs
+ffffffff829f6000 r i915_query_funcs
+ffffffff829f7000 R i915_fence_ops
+ffffffff829f8000 r rsgt_ops
+ffffffff829f9000 r fence_ops
+ffffffff829fa000 r i915_ttm_buddy_manager_func
+ffffffff829fb000 r bind_ops
+ffffffff829fc000 r platform_names
+ffffffff829fc140 r subplatform_ult_ids
+ffffffff829fd000 r intel_dram_type_str.str
+ffffffff829fe000 r intel_region_map
+ffffffff82a00000 r pvc_clock_gating_funcs
+ffffffff82a00008 r dg2_clock_gating_funcs
+ffffffff82a00010 r xehpsdv_clock_gating_funcs
+ffffffff82a00018 r adlp_clock_gating_funcs
+ffffffff82a00020 r dg1_clock_gating_funcs
+ffffffff82a00028 r gen12lp_clock_gating_funcs
+ffffffff82a00030 r icl_clock_gating_funcs
+ffffffff82a00038 r cfl_clock_gating_funcs
+ffffffff82a00040 r skl_clock_gating_funcs
+ffffffff82a00048 r kbl_clock_gating_funcs
+ffffffff82a00050 r bxt_clock_gating_funcs
+ffffffff82a00058 r glk_clock_gating_funcs
+ffffffff82a00060 r bdw_clock_gating_funcs
+ffffffff82a00068 r chv_clock_gating_funcs
+ffffffff82a00070 r hsw_clock_gating_funcs
+ffffffff82a00078 r ivb_clock_gating_funcs
+ffffffff82a00080 r vlv_clock_gating_funcs
+ffffffff82a00088 r gen6_clock_gating_funcs
+ffffffff82a00090 r ilk_clock_gating_funcs
+ffffffff82a00098 r g4x_clock_gating_funcs
+ffffffff82a000a0 r i965gm_clock_gating_funcs
+ffffffff82a000a8 r i965g_clock_gating_funcs
+ffffffff82a000b0 r gen3_clock_gating_funcs
+ffffffff82a000b8 r i85x_clock_gating_funcs
+ffffffff82a000c0 r i830_clock_gating_funcs
+ffffffff82a000c8 r nop_clock_gating_funcs
+ffffffff82a000d0 r ilk_wm_funcs
+ffffffff82a00108 r nop_funcs
+ffffffff82a00140 r vlv_wm_funcs
+ffffffff82a00178 r g4x_wm_funcs
+ffffffff82a001b0 r pnv_wm_funcs
+ffffffff82a001e8 r i965_wm_funcs
+ffffffff82a00220 r i9xx_wm_funcs
+ffffffff82a00258 r i845_wm_funcs
+ffffffff82a00290 r cxsr_latency_table
+ffffffff82a01000 r dg2_g10_revid_step_tbl
+ffffffff82a01030 r dg2_g11_revid_step_tbl
+ffffffff82a01050 r xehpsdv_revids
+ffffffff82a01080 r adlp_revids
+ffffffff82a010c0 r adls_rpls_revids
+ffffffff82a01100 r adls_revids
+ffffffff82a01140 r rkl_revids
+ffffffff82a01160 r bxt_revids
+ffffffff82a011a0 r skl_revids
+ffffffff82a011d0 r pvc_bd_subids
+ffffffff82a011f0 r pvc_ct_subids
+ffffffff82a03000 r forcewake_domain_names
+ffffffff82a03080 r __pvc_fw_ranges
+ffffffff82a03200 r pvc_shadowed_regs
+ffffffff82a03320 r __dg2_fw_ranges
+ffffffff82a035f0 r dg2_shadowed_regs
+ffffffff82a03710 r __xehp_fw_ranges
+ffffffff82a039e0 r gen12_shadowed_regs
+ffffffff82a03b00 r __gen12_fw_ranges
+ffffffff82a03d10 r __gen11_fw_ranges
+ffffffff82a03ec0 r gen11_shadowed_regs
+ffffffff82a03f80 r __gen9_fw_ranges
+ffffffff82a04100 r gen8_shadowed_regs
+ffffffff82a04130 r __chv_fw_ranges
+ffffffff82a041f0 r __gen6_fw_ranges
+ffffffff82a04200 r __vlv_fw_ranges
+ffffffff82a04258 r uncore_get_fallback
+ffffffff82a04260 r uncore_get_normal
+ffffffff82a04268 r uncore_get_thread_status
+ffffffff82a05000 r atom_op_names
+ffffffff82a053e0 r opcode_table
+ffffffff82a05b90 r atom_dst_to_src
+ffffffff82a05c10 r atom_io_names
+ffffffff82a05c40 r atom_table_names
+ffffffff82a05e90 r atom_iio_len
+ffffffff82a06000 r vga_control_regs
+ffffffff82a06018 r atombios_helper_funcs
+ffffffff82a07000 r voltage_names
+ffffffff82a07020 r pre_emph_names
+ffffffff82a08000 r radeon_atom_backlight_ops
+ffffffff82a08018 r radeon_atom_enc_funcs
+ffffffff82a08038 r radeon_atom_dig_helper_funcs
+ffffffff82a080a0 r radeon_atom_dac_helper_funcs
+ffffffff82a08108 r radeon_atom_ext_helper_funcs
+ffffffff82a09000 r caicos_cgcg_cgls_default
+ffffffff82a09240 r barts_mgcg_default
+ffffffff82a09900 r turks_mgcg_default
+ffffffff82a09d80 r caicos_mgcg_default
+ffffffff82a0a110 r turks_sysls_default
+ffffffff82a0a1d0 r caicos_sysls_default
+ffffffff82a0a280 r caicos_cgcg_cgls_enable
+ffffffff82a0a4d0 r caicos_cgcg_cgls_disable
+ffffffff82a0a730 r barts_mgcg_enable
+ffffffff82a0a7b0 r turks_mgcg_enable
+ffffffff82a0a830 r caicos_mgcg_enable
+ffffffff82a0a8b0 r caicos_mgcg_disable
+ffffffff82a0a930 r turks_sysls_enable
+ffffffff82a0a9f0 r caicos_sysls_enable
+ffffffff82a0aaa0 r turks_sysls_disable
+ffffffff82a0ab60 r caicos_sysls_disable
+ffffffff82a0b000 r didt_config_ci
+ffffffff82a0b5b4 r defaults_bonaire_xt
+ffffffff82a0b600 r defaults_saturn_xt
+ffffffff82a0b64c r defaults_hawaii_xt
+ffffffff82a0b698 r defaults_hawaii_pro
+ffffffff82a0c000 r ci_program_jump_on_start.data
+ffffffff82a0d000 r bonaire_io_mc_regs
+ffffffff82a0d120 r hawaii_io_mc_regs
+ffffffff82a0d1d0 r mc_cg_registers
+ffffffff82a0d200 r bonaire_mgcg_cgcg_init
+ffffffff82a0d5e0 r bonaire_golden_registers
+ffffffff82a0d7d0 r bonaire_golden_common_registers
+ffffffff82a0d800 r bonaire_golden_spm_registers
+ffffffff82a0d810 r kalindi_mgcg_cgcg_init
+ffffffff82a0dab0 r kalindi_golden_registers
+ffffffff82a0dc20 r kalindi_golden_common_registers
+ffffffff82a0dc50 r kalindi_golden_spm_registers
+ffffffff82a0dc60 r godavari_golden_registers
+ffffffff82a0dde0 r spectre_mgcg_cgcg_init
+ffffffff82a0e200 r spectre_golden_registers
+ffffffff82a0e330 r spectre_golden_common_registers
+ffffffff82a0e360 r spectre_golden_spm_registers
+ffffffff82a0e370 r hawaii_mgcg_cgcg_init
+ffffffff82a0e880 r hawaii_golden_registers
+ffffffff82a0ea30 r hawaii_golden_common_registers
+ffffffff82a0ea6c r hawaii_golden_spm_registers
+ffffffff82a0ea80 r spectre_rlc_save_restore_register_list
+ffffffff82a0f170 r kalindi_rlc_save_restore_register_list
+ffffffff82a0f680 r ci_cs_data
+ffffffff82a0f6a0 r ci_SECT_CONTEXT_defs
+ffffffff82a0f720 r ci_SECT_CONTEXT_def_1
+ffffffff82a0fa70 r ci_SECT_CONTEXT_def_3
+ffffffff82a0fa90 r ci_SECT_CONTEXT_def_4
+ffffffff82a0fd04 r ci_SECT_CONTEXT_def_5
+ffffffff82a0fd0c r ci_SECT_CONTEXT_def_6
+ffffffff82a0fd10 r ci_SECT_CONTEXT_def_2
+ffffffff82a10160 r ci_SECT_CONTEXT_def_7
+ffffffff82a10510 r cik_default_state
+ffffffff82a12000 r dce3_2_afmt_write_sad_regs.eld_reg_to_type
+ffffffff82a13000 r dce6_afmt_write_sad_regs.eld_reg_to_type
+ffffffff82a14000 r ni_tx_offsets
+ffffffff82a14020 r evergreen_dp_offsets
+ffffffff82a14040 r evergreen_disp_int_status
+ffffffff82a14060 r evergreen_golden_registers
+ffffffff82a14260 r evergreen_golden_registers2
+ffffffff82a14310 r cypress_mgcg_init
+ffffffff82a14a10 r juniper_mgcg_init
+ffffffff82a14e80 r redwood_mgcg_init
+ffffffff82a151b0 r cedar_golden_registers
+ffffffff82a15390 r cedar_mgcg_init
+ffffffff82a155f0 r wrestler_golden_registers
+ffffffff82a15840 r supersumo_golden_registers
+ffffffff82a15ba0 r sumo_golden_registers
+ffffffff82a15be0 r barts_golden_registers
+ffffffff82a15e00 r turks_golden_registers
+ffffffff82a16040 r caicos_golden_registers
+ffffffff82a16280 r sumo_rlc_save_restore_register_list
+ffffffff82a163d0 r evergreen_cs_data
+ffffffff82a16410 r SECT_CONTEXT_defs
+ffffffff82a16490 r SECT_CLEAR_defs
+ffffffff82a164b0 r SECT_CTRLCONST_defs
+ffffffff82a164d0 r SECT_CONTEXT_def_2
+ffffffff82a164f0 r SECT_CONTEXT_def_4
+ffffffff82a16680 r SECT_CONTEXT_def_5
+ffffffff82a166a0 r SECT_CONTEXT_def_6
+ffffffff82a16780 r SECT_CONTEXT_def_1
+ffffffff82a16f20 r SECT_CONTEXT_def_3
+ffffffff82a17000 r SECT_CONTEXT_def_7
+ffffffff82a17488 r SECT_CLEAR_def_1
+ffffffff82a17494 r SECT_CTRLCONST_def_1
+ffffffff82a174a0 r evergreen_default_state
+ffffffff82a18000 r cayman_reg_safe_bm
+ffffffff82a1a000 r evergreen_reg_safe_bm
+ffffffff82a1d000 r evergreen_hdmi_write_sad_regs.eld_reg_to_type
+ffffffff82a1e000 r didt_config_kv
+ffffffff82a1f000 r barts_io_mc_regs
+ffffffff82a1f0f0 r turks_io_mc_regs
+ffffffff82a1f1e0 r caicos_io_mc_regs
+ffffffff82a1f2d0 r cayman_io_mc_regs
+ffffffff82a1f3c0 r cayman_golden_registers
+ffffffff82a1f580 r cayman_golden_registers2
+ffffffff82a1f5d0 r dvst_golden_registers
+ffffffff82a1f860 r dvst_golden_registers2
+ffffffff82a1f890 r scrapper_golden_registers
+ffffffff82a1fd70 r tn_rlc_save_restore_register_list
+ffffffff82a1ff60 r cayman_cs_data
+ffffffff82a1ffa0 r SECT_CONTEXT_defs
+ffffffff82a20020 r SECT_CLEAR_defs
+ffffffff82a20040 r SECT_CTRLCONST_defs
+ffffffff82a20060 r SECT_CONTEXT_def_2
+ffffffff82a20080 r SECT_CONTEXT_def_4
+ffffffff82a20210 r SECT_CONTEXT_def_5
+ffffffff82a20230 r SECT_CONTEXT_def_1
+ffffffff82a209d0 r SECT_CONTEXT_def_3
+ffffffff82a20ab0 r SECT_CONTEXT_def_6
+ffffffff82a20b90 r SECT_CONTEXT_def_7
+ffffffff82a21018 r SECT_CLEAR_def_1
+ffffffff82a21024 r SECT_CTRLCONST_def_1
+ffffffff82a21030 r cayman_default_state
+ffffffff82a22000 r cac_weights_cayman_xt
+ffffffff82a22128 r cac_weights_cayman_pro
+ffffffff82a22250 r cac_weights_cayman_le
+ffffffff82a22380 r cayman_cgcg_cgls_default
+ffffffff82a225c0 r cayman_mgcg_default
+ffffffff82a22f20 r cayman_sysls_default
+ffffffff82a22ff0 r cayman_cgcg_cgls_enable
+ffffffff82a23240 r cayman_cgcg_cgls_disable
+ffffffff82a234a0 r cayman_mgcg_enable
+ffffffff82a23520 r cayman_mgcg_disable
+ffffffff82a235a0 r cayman_sysls_enable
+ffffffff82a23670 r cayman_sysls_disable
+ffffffff82a24000 r rn50_reg_safe_bm
+ffffffff82a241a0 r r100_reg_safe_bm
+ffffffff82a25000 r r200_reg_safe_bm
+ffffffff82a26000 r r300_reg_safe_bm
+ffffffff82a27000 r r420_reg_safe_bm
+ffffffff82a29000 r color_formats_table
+ffffffff82a29480 r r600_reg_safe_bm
+ffffffff82a2c000 R r600_utc
+ffffffff82a2c040 R r600_dtc
+ffffffff82a2c080 r r600_encode_pci_lane_width.encoded_lanes
+ffffffff82a2e000 r r100_gfx_ring
+ffffffff82a2e070 r r300_gfx_ring
+ffffffff82a2e0e0 r rv515_gfx_ring
+ffffffff82a2e150 r r600_gfx_ring
+ffffffff82a2e1c0 r r600_dma_ring
+ffffffff82a2e230 r rv6xx_uvd_ring
+ffffffff82a2e2a0 r rv770_uvd_ring
+ffffffff82a2e310 r evergreen_gfx_ring
+ffffffff82a2e380 r evergreen_dma_ring
+ffffffff82a2e3f0 r cayman_gfx_ring
+ffffffff82a2e460 r cayman_dma_ring
+ffffffff82a2e4d0 r cayman_uvd_ring
+ffffffff82a2e540 r trinity_vce_ring
+ffffffff82a2e5b0 r si_gfx_ring
+ffffffff82a2e620 r si_dma_ring
+ffffffff82a2e690 r ci_gfx_ring
+ffffffff82a2e700 r ci_cp_ring
+ffffffff82a2e770 r ci_dma_ring
+ffffffff82a2e7e0 r ci_vce_ring
+ffffffff82a2f000 r object_connector_convert
+ffffffff82a2f060 r supported_devices_connector_convert
+ffffffff82a2f0a0 r supported_devices_connector_object_id_convert
+ffffffff82a2f0c0 r thermal_controller_names
+ffffffff82a2f100 r pp_lib_thermal_controller_names
+ffffffff82a30000 r pin_offsets
+ffffffff82a30020 r radeon_audio_acr.hdmi_predefined_acr
+ffffffff82a32000 r thermal_controller_names
+ffffffff82a32020 r default_primarydac_adj
+ffffffff82a32120 r default_tvdac_adj
+ffffffff82a32220 r default_tmds_pll
+ffffffff82a33000 r radeon_dp_connector_helper_funcs
+ffffffff82a33050 r radeon_vga_connector_helper_funcs
+ffffffff82a330a0 r radeon_dvi_connector_helper_funcs
+ffffffff82a330f0 r radeon_tv_connector_helper_funcs
+ffffffff82a33140 r radeon_lvds_connector_helper_funcs
+ffffffff82a33190 r radeon_dp_connector_funcs
+ffffffff82a33298 r radeon_lvds_bridge_connector_funcs
+ffffffff82a33310 r radeon_vga_connector_funcs
+ffffffff82a33388 r radeon_dvi_connector_funcs
+ffffffff82a33400 r radeon_edp_connector_funcs
+ffffffff82a33478 r radeon_tv_connector_funcs
+ffffffff82a334f0 r radeon_lvds_connector_funcs
+ffffffff82a34000 r radeon_family_name
+ffffffff82a343f0 r radeon_px_quirk_list
+ffffffff82a35000 r radeon_fb_funcs
+ffffffff82a35018 r radeon_mode_funcs
+ffffffff82a35060 r radeon_tmds_pll_enum_list
+ffffffff82a35080 r radeon_tv_std_enum_list
+ffffffff82a35100 r radeon_underscan_enum_list
+ffffffff82a35130 r radeon_audio_enum_list
+ffffffff82a35160 r radeon_dither_enum_list
+ffffffff82a35180 r radeon_output_csc_enum_list
+ffffffff82a351c0 r radeon_crtc_funcs
+ffffffff82a35280 r hpd_names
+ffffffff82a352b0 r encoder_names
+ffffffff82a353e0 r radeon_afmt_init.eg_offsets
+ffffffff82a36000 r aux_offset
+ffffffff82a37000 R radeondrm_ca
+ffffffff82a37030 r pciidlist
+ffffffff82a3b1d0 r kms_driver
+ffffffff82a3b2c0 r radeon_ioctls_kms
+ffffffff82a3c000 r radeon_fb_helper_funcs
+ffffffff82a3c008 r radeonfb_ops
+ffffffff82a3d000 R radeon_fence_ops
+ffffffff82a3f000 R radeon_gem_object_funcs
+ffffffff82a3f060 r radeon_gem_vm_ops
+ffffffff82a40000 r radeon_i2c_algo
+ffffffff82a40010 r radeon_atom_i2c_algo
+ffffffff82a41000 r legacy_helper_funcs
+ffffffff82a42000 r radeon_backlight_ops
+ffffffff82a42018 r radeon_legacy_lvds_enc_funcs
+ffffffff82a42038 r radeon_legacy_lvds_helper_funcs
+ffffffff82a420a0 r radeon_legacy_tmds_int_enc_funcs
+ffffffff82a420c0 r radeon_legacy_tmds_int_helper_funcs
+ffffffff82a42128 r radeon_legacy_primary_dac_enc_funcs
+ffffffff82a42148 r radeon_legacy_primary_dac_helper_funcs
+ffffffff82a421b0 r radeon_legacy_tv_dac_enc_funcs
+ffffffff82a421d0 r radeon_legacy_tv_dac_helper_funcs
+ffffffff82a42238 r radeon_legacy_tmds_ext_enc_funcs
+ffffffff82a42258 r radeon_legacy_tmds_ext_helper_funcs
+ffffffff82a43000 r SLOPE_value
+ffffffff82a43030 r YCOEF_EN_value
+ffffffff82a43060 r YCOEF_value
+ffffffff82a43090 r available_tv_modes
+ffffffff82a43110 r hor_timing_NTSC
+ffffffff82a43150 r vert_timing_NTSC
+ffffffff82a43190 r hor_timing_PAL
+ffffffff82a431d0 r vert_timing_PAL
+ffffffff82a45000 r radeon_pm_state_type_name
+ffffffff82a46000 r radeon_evict_flags.placements
+ffffffff82a49000 r rs600_reg_safe_bm
+ffffffff82a4b000 r rv515_reg_safe_bm
+ffffffff82a4c000 r dll_speed_table
+ffffffff82a4d000 r r7xx_golden_registers
+ffffffff82a4d090 r r7xx_golden_dyn_gpr_registers
+ffffffff82a4d100 r rv770ce_golden_registers
+ffffffff82a4d160 r rv770_golden_registers
+ffffffff82a4d1b0 r rv770_mgcg_init
+ffffffff82a4d8f0 r rv730_golden_registers
+ffffffff82a4d950 r rv730_mgcg_init
+ffffffff82a4dee0 r rv710_golden_registers
+ffffffff82a4df30 r rv710_mgcg_init
+ffffffff82a4e1d0 r rv740_golden_registers
+ffffffff82a4e360 r rv740_mgcg_init
+ffffffff82a50000 r rv730_smc_int_vectors
+ffffffff82a50040 r rv710_smc_int_vectors
+ffffffff82a50080 r rv740_smc_int_vectors
+ffffffff82a500c0 r cypress_smc_int_vectors
+ffffffff82a50100 r caicos_smc_int_vectors
+ffffffff82a50140 r cayman_smc_int_vectors
+ffffffff82a51000 r tahiti_io_mc_regs
+ffffffff82a51120 r pitcairn_io_mc_regs
+ffffffff82a51240 r verde_io_mc_regs
+ffffffff82a51360 r oland_io_mc_regs
+ffffffff82a51480 r hainan_io_mc_regs
+ffffffff82a515a0 r crtc_offsets
+ffffffff82a515c0 r si_disp_int_status
+ffffffff82a515e0 r tahiti_golden_registers
+ffffffff82a51760 r tahiti_golden_rlc_registers
+ffffffff82a517b0 r tahiti_mgcg_cgcg_init
+ffffffff82a51d98 r tahiti_golden_registers2
+ffffffff82a51db0 r pitcairn_golden_registers
+ffffffff82a51f00 r pitcairn_golden_rlc_registers
+ffffffff82a51f40 r pitcairn_mgcg_cgcg_init
+ffffffff82a523b0 r verde_golden_registers
+ffffffff82a52620 r verde_golden_rlc_registers
+ffffffff82a52660 r verde_mgcg_cgcg_init
+ffffffff82a52ae0 r oland_golden_registers
+ffffffff82a52c30 r oland_golden_rlc_registers
+ffffffff82a52c70 r oland_mgcg_cgcg_init
+ffffffff82a53000 r hainan_golden_registers
+ffffffff82a5312c r hainan_golden_registers2
+ffffffff82a53140 r hainan_mgcg_cgcg_init
+ffffffff82a534b0 r verde_rlc_save_restore_register_list
+ffffffff82a53820 r si_cs_data
+ffffffff82a53840 r si_SECT_CONTEXT_defs
+ffffffff82a538c0 r si_SECT_CONTEXT_def_1
+ffffffff82a53c10 r si_SECT_CONTEXT_def_3
+ffffffff82a53c30 r si_SECT_CONTEXT_def_4
+ffffffff82a53ea4 r si_SECT_CONTEXT_def_5
+ffffffff82a53ea8 r si_SECT_CONTEXT_def_6
+ffffffff82a53eb0 r si_SECT_CONTEXT_def_2
+ffffffff82a542f0 r si_SECT_CONTEXT_def_7
+ffffffff82a546a0 r mc_cg_registers
+ffffffff82a546d0 r si_default_state
+ffffffff82a55000 r cac_weights_tahiti
+ffffffff82a554d0 r lcac_tahiti
+ffffffff82a55ba0 r cac_override_tahiti
+ffffffff82a55bb4 r powertune_data_tahiti
+ffffffff82a55bf0 r dte_data_tahiti
+ffffffff82a55cc0 r dte_data_new_zealand
+ffffffff82a55d90 r dte_data_malta
+ffffffff82a55e60 r lcac_pitcairn
+ffffffff82a56530 r cac_override_pitcairn
+ffffffff82a56544 r powertune_data_pitcairn
+ffffffff82a56580 r lcac_cape_verde
+ffffffff82a569d0 r cac_override_cape_verde
+ffffffff82a569e4 r powertune_data_cape_verde
+ffffffff82a56a20 r cac_weights_cape_verde_pro
+ffffffff82a56ef0 r cac_weights_heathrow
+ffffffff82a573c0 r cac_weights_chelsea_xt
+ffffffff82a57890 r cac_weights_chelsea_pro
+ffffffff82a57d60 r cac_weights_cape_verde
+ffffffff82a58230 r cac_weights_mars_pro
+ffffffff82a58700 r lcac_mars_pro
+ffffffff82a58a60 r cac_override_oland
+ffffffff82a58a74 r powertune_data_mars_pro
+ffffffff82a58ab0 r cac_weights_mars_xt
+ffffffff82a58f80 r cac_weights_oland_pro
+ffffffff82a59450 r cac_weights_oland_xt
+ffffffff82a59920 r lcac_oland
+ffffffff82a59c7c r powertune_data_oland
+ffffffff82a59cb8 r dte_data_oland
+ffffffff82a59d90 r cac_weights_hainan
+ffffffff82a5a254 r powertune_data_hainan
+ffffffff82a5a290 r dte_data_aruba_pro
+ffffffff82a5a360 r dte_data_tahiti_pro
+ffffffff82a5a430 r dte_data_curacao_pro
+ffffffff82a5a500 r dte_data_neptune_xt
+ffffffff82a5a5d0 r dte_data_sun_xt
+ffffffff82a5a6a0 r dte_data_venus_xtx
+ffffffff82a5a770 r dte_data_venus_xt
+ffffffff82a5a840 r dte_data_venus_pro
+ffffffff82a5a910 r dte_data_mars_pro
+ffffffff82a5b000 r si_program_jump_on_start.data
+ffffffff82a5c000 r sumo_dtc
+ffffffff82a5d000 r trinity_mgcg_shls_default
+ffffffff82a5d380 r trinity_sysls_enable
+ffffffff82a5d450 r trinity_sysls_disable
+ffffffff82a5f000 r GC_BASE
+ffffffff82a5f0a8 r HDP_BASE
+ffffffff82a5f150 r MMHUB_BASE
+ffffffff82a5f1f8 r ATHUB_BASE
+ffffffff82a5f2a0 r NBIO_BASE
+ffffffff82a5f348 r MP0_BASE
+ffffffff82a5f3f0 r MP1_BASE
+ffffffff82a5f498 r DF_BASE
+ffffffff82a5f540 r OSSSYS_BASE
+ffffffff82a5f5e8 r SDMA0_BASE
+ffffffff82a5f690 r SDMA1_BASE
+ffffffff82a5f738 r SDMA2_BASE
+ffffffff82a5f7e0 r SDMA3_BASE
+ffffffff82a5f888 r SDMA4_BASE
+ffffffff82a5f930 r SMUIO_BASE
+ffffffff82a5f9d8 r THM_BASE
+ffffffff82a5fa80 r UMC_BASE
+ffffffff82a5fb28 r VCN_BASE
+ffffffff82a60000 r amdgpu_afmt_predefined_acr
+ffffffff82a61000 r atom_op_names
+ffffffff82a613e0 r opcode_table
+ffffffff82a61bd0 r atom_dst_to_src
+ffffffff82a61c50 r atom_io_names
+ffffffff82a61c80 r atom_table_names
+ffffffff82a61ed0 r atom_iio_len
+ffffffff82a62000 r object_connector_convert
+ffffffff82a62058 R amdgpu_vbios_version_attr_group
+ffffffff82a63000 r voltage_names
+ffffffff82a63020 r pre_emph_names
+ffffffff82a64000 r amdgpu_atombios_encoder_backlight_ops
+ffffffff82a66000 r amdgpu_benchmark.common_modes
+ffffffff82a67000 r amdgpu_cgs_ops
+ffffffff82a68000 r amdgpu_connector_dp_helper_funcs
+ffffffff82a68050 r amdgpu_connector_vga_helper_funcs
+ffffffff82a680a0 r amdgpu_connector_dvi_helper_funcs
+ffffffff82a680f0 r amdgpu_connector_lvds_helper_funcs
+ffffffff82a68140 r amdgpu_connector_dp_funcs
+ffffffff82a681c0 r amdgpu_connector_add_common_modes.common_modes
+ffffffff82a68248 r amdgpu_connector_edp_funcs
+ffffffff82a682c0 r amdgpu_connector_vga_funcs
+ffffffff82a68338 r amdgpu_connector_dvi_funcs
+ffffffff82a683b0 r amdgpu_connector_lvds_funcs
+ffffffff82a6a000 R amdgpu_ctx_num_entities
+ffffffff82a6b000 r amdgpu_kms_driver
+ffffffff82a6b0f0 r amdgpu_device_ip_reinit_late_sriov.ip_order
+ffffffff82a6c000 r hw_id_map
+ffffffff82a6c090 r hw_id_names
+ffffffff82a6d000 r hpd_names
+ffffffff82a6d030 r encoder_names
+ffffffff82a6d180 r dcc_retile_formats
+ffffffff82a6d270 r dcc_formats
+ffffffff82a6d360 R amdgpu_mode_funcs
+ffffffff82a6d3b0 r amdgpu_underscan_enum_list
+ffffffff82a6d3e0 r amdgpu_audio_enum_list
+ffffffff82a6d410 r amdgpu_dither_enum_list
+ffffffff82a6d430 r amdgpu_fb_funcs
+ffffffff82a6e000 R amdgpu_dmabuf_ops
+ffffffff82a6f000 R amdgpu_ioctls_kms
+ffffffff82a6f210 R amdgpu_ca
+ffffffff82a6f240 r pciidlist
+ffffffff82a70110 r amdgpu_unsupported_pciidlist
+ffffffff82a70690 r amdgpu_kms_driver
+ffffffff82a71000 r amdgpu_job_fence_ops
+ffffffff82a71038 r amdgpu_fence_ops
+ffffffff82a72000 r amdgpu_gem_object_funcs
+ffffffff82a72060 r amdgpu_gem_vm_ops
+ffffffff82a74000 R amdgpu_gtt_mgr_attr_group
+ffffffff82a74018 r amdgpu_gtt_mgr_func
+ffffffff82a75000 r amdgpu_atombios_i2c_algo
+ffffffff82a76000 R amdgpu_sched_ops
+ffffffff82a79000 r amdgpu_vram_names
+ffffffff82a7a000 r amdgpu_preempt_mgr_func
+ffffffff82a7b000 R psp_ip_funcs
+ffffffff82a7b0a0 R psp_v3_1_ip_block
+ffffffff82a7b0b8 R psp_v10_0_ip_block
+ffffffff82a7b0d0 R psp_v11_0_ip_block
+ffffffff82a7b0e8 R psp_v11_0_8_ip_block
+ffffffff82a7b100 R psp_v12_0_ip_block
+ffffffff82a7b118 R psp_v13_0_ip_block
+ffffffff82a7b130 R psp_v13_0_4_ip_block
+ffffffff82a7d000 r amdgpu_evict_flags.placements
+ffffffff82a81000 R amdgpu_vkms_ip_block
+ffffffff82a83000 R amdgpu_vm_cpu_funcs
+ffffffff82a85000 R amdgpu_vm_sdma_funcs
+ffffffff82a86000 R amdgpu_vram_mgr_attr_group
+ffffffff82a86018 r amdgpu_vram_mgr_func
+ffffffff82a87000 r xgmi_pcs_err_status_reg_arct
+ffffffff82a88000 r GC_BASE
+ffffffff82a880c0 r HDP_BASE
+ffffffff82a88180 r MMHUB_BASE
+ffffffff82a88240 r ATHUB_BASE
+ffffffff82a88300 r NBIF0_BASE
+ffffffff82a883c0 r MP0_BASE
+ffffffff82a88480 r MP1_BASE
+ffffffff82a88540 r UVD_BASE
+ffffffff82a88600 r DF_BASE
+ffffffff82a886c0 r OSSSYS_BASE
+ffffffff82a88780 r SDMA0_BASE
+ffffffff82a88840 r SDMA1_BASE
+ffffffff82a88900 r SDMA2_BASE
+ffffffff82a889c0 r SDMA3_BASE
+ffffffff82a88a80 r SDMA4_BASE
+ffffffff82a88b40 r SDMA5_BASE
+ffffffff82a88c00 r SDMA6_BASE
+ffffffff82a88cc0 r SDMA7_BASE
+ffffffff82a88d80 r SMUIO_BASE
+ffffffff82a88e40 r THM_BASE
+ffffffff82a88f00 r UMC_BASE
+ffffffff82a88fc0 r RSMU_BASE
+ffffffff82a8a000 r cz_ih_ip_funcs
+ffffffff82a8a0a0 R cz_ih_ip_block
+ffffffff82a8a0b8 r cz_ih_funcs
 ffffffff82a8b000 r crtc_offsets
-ffffffff82a8b020 r dce_v11_0_ip_funcs
-ffffffff82a8b0c0 R dce_v11_0_ip_block
-ffffffff82a8b0d8 R dce_v11_2_ip_block
-ffffffff82a8b0f0 r dce_v11_0_display_funcs
+ffffffff82a8b020 r dce_v10_0_ip_funcs
+ffffffff82a8b0c0 R dce_v10_0_ip_block
+ffffffff82a8b0d8 R dce_v10_1_ip_block
+ffffffff82a8b0f0 r dce_v10_0_display_funcs
 ffffffff82a8b150 r hpd_offsets
-ffffffff82a8b168 r dce_v11_0_encoder_funcs
-ffffffff82a8b188 r dce_v11_0_dac_helper_funcs
-ffffffff82a8b1f0 r dce_v11_0_dig_helper_funcs
-ffffffff82a8b258 r dce_v11_0_ext_helper_funcs
-ffffffff82a8b2c0 r dce_v11_0_audio_write_sad_regs.eld_reg_to_type
-ffffffff82a8b2f0 r dce_v11_0_crtc_irq_funcs
-ffffffff82a8b300 r dce_v11_0_pageflip_irq_funcs
-ffffffff82a8b310 r dce_v11_0_hpd_irq_funcs
+ffffffff82a8b168 r dce_v10_0_encoder_funcs
+ffffffff82a8b188 r dce_v10_0_dac_helper_funcs
+ffffffff82a8b1f0 r dce_v10_0_dig_helper_funcs
+ffffffff82a8b258 r dce_v10_0_ext_helper_funcs
+ffffffff82a8b2c0 r dce_v10_0_audio_write_sad_regs.eld_reg_to_type
+ffffffff82a8b2f0 r dce_v10_0_crtc_irq_funcs
+ffffffff82a8b300 r dce_v10_0_pageflip_irq_funcs
+ffffffff82a8b310 r dce_v10_0_hpd_irq_funcs
 ffffffff82a8b320 r interrupt_status_offsets
-ffffffff82a8b380 r dce_v11_0_crtc_funcs
-ffffffff82a8b440 r dce_v11_0_crtc_helper_funcs
+ffffffff82a8b380 r dce_v10_0_crtc_funcs
+ffffffff82a8b440 r dce_v10_0_crtc_helper_funcs
 ffffffff82a8b4c0 r vga_control_regs
 ffffffff82a8b4e0 r dig_offsets
-ffffffff82a8b510 r cz_mgcg_cgcg_init
-ffffffff82a8b530 r cz_golden_settings_a11
-ffffffff82a8b550 r stoney_golden_settings_a11
-ffffffff82a8b570 r polaris11_golden_settings_a11
-ffffffff82a8b5b0 r polaris10_golden_settings_a11
-ffffffff82a8c000 R df_v1_7_funcs
-ffffffff82a8c070 r df_v1_7_channel_number
-ffffffff82a8d000 R df_v3_6_funcs
-ffffffff82a8d070 r df_v3_6_channel_number
-ffffffff82a8e000 r GC_BASE
-ffffffff82a8e0a8 r HDP_BASE
-ffffffff82a8e150 r MMHUB_BASE
-ffffffff82a8e1f8 r ATHUB_BASE
-ffffffff82a8e2a0 r NBIO_BASE
-ffffffff82a8e348 r MP0_BASE
-ffffffff82a8e3f0 r MP1_BASE
-ffffffff82a8e498 r VCN0_BASE
-ffffffff82a8e540 r DF_BASE
-ffffffff82a8e5e8 r DCN_BASE
-ffffffff82a8e690 r OSSSYS_BASE
-ffffffff82a8e738 r SMUIO_BASE
-ffffffff82a8e7e0 r THM_BASE
-ffffffff82a8f000 r gfx_v10_0_ip_funcs
-ffffffff82a8f0a0 R gfx_v10_0_ip_block
-ffffffff82a8f0b8 r gfx_v10_0_kiq_pm4_funcs
-ffffffff82a8f0f8 r gfx_v10_0_ring_funcs_kiq
-ffffffff82a8f218 r gfx_v10_0_ring_funcs_gfx
-ffffffff82a8f338 r gfx_v10_0_ring_funcs_compute
-ffffffff82a8f458 r gfx_v10_0_eop_irq_funcs
-ffffffff82a8f468 r gfx_v10_0_kiq_irq_funcs
-ffffffff82a8f478 r gfx_v10_0_priv_reg_irq_funcs
-ffffffff82a8f488 r gfx_v10_0_priv_inst_irq_funcs
-ffffffff82a8f498 r gfx_v10_0_rlc_funcs
-ffffffff82a8f500 r gfx_v10_0_rlc_funcs_sriov
-ffffffff82a8f570 r gfx10_cs_data
-ffffffff82a8f590 r gfx10_SECT_CONTEXT_defs
-ffffffff82a8f620 r gfx10_SECT_CONTEXT_def_1
-ffffffff82a8f980 r gfx10_SECT_CONTEXT_def_3
-ffffffff82a8f990 r gfx10_SECT_CONTEXT_def_4
-ffffffff82a8fc08 r gfx10_SECT_CONTEXT_def_5
-ffffffff82a8fc10 r gfx10_SECT_CONTEXT_def_6
-ffffffff82a8fc20 r gfx10_SECT_CONTEXT_def_2
-ffffffff82a90060 r gfx10_SECT_CONTEXT_def_7
-ffffffff82a90170 r gfx10_SECT_CONTEXT_def_8
-ffffffff82a904a0 r gfx_v10_0_gfx_funcs
-ffffffff82a904e0 r golden_settings_gc_rlc_spm_10_0_nv10
-ffffffff82a96780 r golden_settings_gc_rlc_spm_10_1_nv14
-ffffffff82a9a1a0 r golden_settings_gc_rlc_spm_10_1_2_nv12
-ffffffff82aa0440 r golden_settings_gc_10_1
-ffffffff82aa0800 r golden_settings_gc_10_0_nv10
-ffffffff82aa0800 r golden_settings_gc_10_1_1
-ffffffff82aa0b90 r golden_settings_gc_10_1_2
-ffffffff82aa0b90 r golden_settings_gc_10_1_nv14
-ffffffff82aa0f80 r golden_settings_gc_10_1_2_nv12
-ffffffff82aa0f80 r golden_settings_gc_10_3
-ffffffff82aa1388 r golden_settings_gc_10_3_sienna_cichlid
-ffffffff82aa1390 r golden_settings_gc_10_3_2
-ffffffff82aa1780 r golden_settings_gc_10_3_vangogh
-ffffffff82aa19e0 r golden_settings_gc_10_3_3
-ffffffff82aa1bc0 r golden_settings_gc_10_3_4
-ffffffff82aa1f20 r golden_settings_gc_10_3_5
-ffffffff82aa2220 r golden_settings_gc_10_0_cyan_skillfish
-ffffffff82aa2550 r golden_settings_gc_10_3_6
-ffffffff82aa2760 r golden_settings_gc_10_3_7
-ffffffff82aa3000 r gfx_v11_0_ip_funcs
-ffffffff82aa30a0 R gfx_v11_0_ip_block
-ffffffff82aa30b8 r gfx_v11_0_kiq_pm4_funcs
-ffffffff82aa30f8 r gfx_v11_0_ring_funcs_kiq
-ffffffff82aa3218 r gfx_v11_0_ring_funcs_gfx
-ffffffff82aa3338 r gfx_v11_0_ring_funcs_compute
-ffffffff82aa3458 r gfx_v11_0_eop_irq_funcs
-ffffffff82aa3468 r gfx_v11_0_priv_reg_irq_funcs
-ffffffff82aa3478 r gfx_v11_0_priv_inst_irq_funcs
-ffffffff82aa3488 r gfx_v11_0_rlc_funcs
-ffffffff82aa34f0 r gfx11_cs_data
-ffffffff82aa3510 r gfx11_SECT_CONTEXT_defs
-ffffffff82aa3590 r gfx11_SECT_CONTEXT_def_1
-ffffffff82aa38f0 r gfx11_SECT_CONTEXT_def_3
-ffffffff82aa3900 r gfx11_SECT_CONTEXT_def_5
-ffffffff82aa3908 r gfx11_SECT_CONTEXT_def_6
-ffffffff82aa3910 r gfx11_SECT_CONTEXT_def_2
-ffffffff82aa3d50 r gfx11_SECT_CONTEXT_def_4
-ffffffff82aa3fd0 r gfx11_SECT_CONTEXT_def_7
-ffffffff82aa4438 r gfx_v11_0_gfx_funcs
-ffffffff82aa4480 r golden_settings_gc_11_0_1
-ffffffff82aa5000 r gfx_v8_0_ip_funcs
-ffffffff82aa50a0 R gfx_v8_0_ip_block
-ffffffff82aa50b8 R gfx_v8_1_ip_block
-ffffffff82aa50d0 r gfx_v8_0_gfx_funcs
-ffffffff82aa5110 r gfx_v8_0_ring_funcs_kiq
-ffffffff82aa5230 r gfx_v8_0_ring_funcs_gfx
-ffffffff82aa5350 r gfx_v8_0_ring_funcs_compute
-ffffffff82aa5470 r amdgpu_gds_reg_offset
-ffffffff82aa5570 r gfx_v8_0_eop_irq_funcs
-ffffffff82aa5580 r gfx_v8_0_priv_reg_irq_funcs
-ffffffff82aa5590 r gfx_v8_0_priv_inst_irq_funcs
-ffffffff82aa55a0 r gfx_v8_0_cp_ecc_error_irq_funcs
-ffffffff82aa55b0 r gfx_v8_0_sq_irq_funcs
-ffffffff82aa55c0 r sq_edc_source_names
-ffffffff82aa55f8 r iceland_rlc_funcs
-ffffffff82aa5660 r vi_cs_data
-ffffffff82aa5680 r vi_SECT_CONTEXT_defs
-ffffffff82aa5700 r vi_SECT_CONTEXT_def_1
-ffffffff82aa5a50 r vi_SECT_CONTEXT_def_3
-ffffffff82aa5a70 r vi_SECT_CONTEXT_def_4
-ffffffff82aa5ce4 r vi_SECT_CONTEXT_def_5
-ffffffff82aa5cec r vi_SECT_CONTEXT_def_6
-ffffffff82aa5cf0 r vi_SECT_CONTEXT_def_2
-ffffffff82aa6140 r vi_SECT_CONTEXT_def_7
-ffffffff82aa64f0 r vgpr_init_compute_shader
-ffffffff82aa6600 r vgpr_init_regs
-ffffffff82aa6690 r sgpr1_init_regs
-ffffffff82aa6720 r sgpr2_init_regs
-ffffffff82aa67b0 r sec_ded_counter_registers
-ffffffff82aa6820 r iceland_mgcg_cgcg_init
-ffffffff82aa6b20 r golden_settings_iceland_a11
-ffffffff82aa6be0 r iceland_golden_common_all
-ffffffff82aa6c40 r fiji_mgcg_cgcg_init
-ffffffff82aa6df0 r golden_settings_fiji_a10
-ffffffff82aa6e80 r fiji_golden_common_all
-ffffffff82aa6f00 r tonga_mgcg_cgcg_init
-ffffffff82aa7290 r golden_settings_tonga_a11
-ffffffff82aa7350 r tonga_golden_common_all
-ffffffff82aa73b0 r golden_settings_vegam_a11
-ffffffff82aa7480 r vegam_golden_common_all
-ffffffff82aa74d0 r golden_settings_polaris11_a11
-ffffffff82aa75a0 r polaris11_golden_common_all
-ffffffff82aa75f0 r golden_settings_polaris10_a11
-ffffffff82aa76c0 r polaris10_golden_common_all
-ffffffff82aa7720 r cz_mgcg_cgcg_init
-ffffffff82aa7ab0 r cz_golden_settings_a11
-ffffffff82aa7b40 r cz_golden_common_all
-ffffffff82aa7ba0 r stoney_mgcg_cgcg_init
-ffffffff82aa7be0 r stoney_golden_settings_a11
-ffffffff82aa7c60 r stoney_golden_common_all
-ffffffff82aa8000 R gfx_v9_0_ras_ops
-ffffffff82aa8040 r gfx_v9_0_ip_funcs
-ffffffff82aa80e0 R gfx_v9_0_ip_block
-ffffffff82aa8100 r ras_gfx_subblocks
-ffffffff82aa8b80 r gfx_v9_0_edc_counter_regs
-ffffffff82aa8f20 r gfx_v9_0_ras_fields
-ffffffff82aaa000 r gfx_v9_0_kiq_pm4_funcs
-ffffffff82aaa040 r gfx_v9_0_ring_funcs_kiq
-ffffffff82aaa160 r gfx_v9_0_ring_funcs_gfx
-ffffffff82aaa280 r gfx_v9_0_ring_funcs_compute
-ffffffff82aaa3a0 r gfx_v9_0_eop_irq_funcs
-ffffffff82aaa3b0 r gfx_v9_0_priv_reg_irq_funcs
-ffffffff82aaa3c0 r gfx_v9_0_priv_inst_irq_funcs
-ffffffff82aaa3d0 r gfx_v9_0_cp_ecc_error_irq_funcs
-ffffffff82aaa3e0 r gfx_v9_0_rlc_funcs
-ffffffff82aaa450 r gfx9_cs_data
-ffffffff82aaa470 r gfx9_SECT_CONTEXT_defs
-ffffffff82aaa500 r gfx9_SECT_CONTEXT_def_1
-ffffffff82aaa850 r gfx9_SECT_CONTEXT_def_3
-ffffffff82aaa860 r gfx9_SECT_CONTEXT_def_4
-ffffffff82aaaad4 r gfx9_SECT_CONTEXT_def_5
-ffffffff82aaaadc r gfx9_SECT_CONTEXT_def_6
-ffffffff82aaaae0 r gfx9_SECT_CONTEXT_def_7
-ffffffff82aaabf0 r gfx9_SECT_CONTEXT_def_2
-ffffffff82aab060 r gfx9_SECT_CONTEXT_def_8
-ffffffff82aab2d0 r vgpr_init_compute_shader_arcturus
-ffffffff82aabb60 r vgpr_init_regs_arcturus
-ffffffff82aabcf0 r vgpr_init_regs
-ffffffff82aabe80 r sgpr1_init_regs
-ffffffff82aac010 r sgpr2_init_regs
-ffffffff82aac198 r gfx_v9_0_gfx_funcs
-ffffffff82aac1e0 r golden_settings_gc_9_0
-ffffffff82aac3c0 r golden_settings_gc_9_0_vg10
-ffffffff82aac570 r golden_settings_gc_9_2_1
-ffffffff82aac6f0 r golden_settings_gc_9_2_1_vg12
-ffffffff82aac830 r golden_settings_gc_9_0_vg20
-ffffffff82aac940 r golden_settings_gc_9_4_1_arct
-ffffffff82aaca50 r golden_settings_gc_9_1
-ffffffff82aacc90 r golden_settings_gc_9_1_rv2
-ffffffff82aace60 r golden_settings_gc_9_1_rv1
-ffffffff82aacf10 r golden_settings_gc_9_1_rn
-ffffffff82aad030 r golden_settings_gc_9_x_common
-ffffffff82aae000 R gfx_v9_4_ras_ops
-ffffffff82aae040 r gfx_v9_4_edc_counter_regs
-ffffffff82aae420 r gfx_v9_4_ras_fields
-ffffffff82ab0000 R vgpr_init_regs_aldebaran
-ffffffff82ab01b0 R sgpr112_init_regs_aldebaran
-ffffffff82ab0360 R sgpr96_init_regs_aldebaran
-ffffffff82ab0510 R sgpr64_init_regs_aldebaran
-ffffffff82ab06c0 r golden_settings_gc_9_4_2_alde
-ffffffff82ab0720 r golden_settings_gc_9_4_2_alde_die_0
-ffffffff82ab07b0 r golden_settings_gc_9_4_2_alde_die_1
-ffffffff82ab0840 r sgpr112_init_compute_shader_aldebaran
-ffffffff82ab0a60 r sgpr96_init_compute_shader_aldebaran
-ffffffff82ab0c50 r sgpr64_init_compute_shader_aldebaran
-ffffffff82ab0dc0 r vgpr_init_compute_shader_aldebaran
-ffffffff82ab16a0 r gfx_v9_4_2_edc_counter_regs
-ffffffff82ab1a20 r gfx_v9_4_2_ras_fields
-ffffffff82ab33c0 r gfx_v9_4_2_utc_blocks
-ffffffff82ab4000 R gfxhub_v1_0_funcs
-ffffffff82ab5000 R gfxhub_v2_0_funcs
-ffffffff82ab5060 r gfxhub_v2_0_vmhub_funcs
-ffffffff82ab5070 r gfxhub_client_ids
-ffffffff82ab6000 R gfxhub_v2_1_funcs
-ffffffff82ab6060 r gfxhub_v2_1_vmhub_funcs
+ffffffff82a8b500 r pin_offsets
+ffffffff82a8b520 r fiji_mgcg_cgcg_init
+ffffffff82a8b540 r golden_settings_fiji_a10
+ffffffff82a8b570 r tonga_mgcg_cgcg_init
+ffffffff82a8b590 r golden_settings_tonga_a11
+ffffffff82a8c000 r crtc_offsets
+ffffffff82a8c020 r dce_v11_0_ip_funcs
+ffffffff82a8c0c0 R dce_v11_0_ip_block
+ffffffff82a8c0d8 R dce_v11_2_ip_block
+ffffffff82a8c0f0 r dce_v11_0_display_funcs
+ffffffff82a8c150 r hpd_offsets
+ffffffff82a8c168 r dce_v11_0_encoder_funcs
+ffffffff82a8c188 r dce_v11_0_dac_helper_funcs
+ffffffff82a8c1f0 r dce_v11_0_dig_helper_funcs
+ffffffff82a8c258 r dce_v11_0_ext_helper_funcs
+ffffffff82a8c2c0 r dce_v11_0_audio_write_sad_regs.eld_reg_to_type
+ffffffff82a8c2f0 r dce_v11_0_crtc_irq_funcs
+ffffffff82a8c300 r dce_v11_0_pageflip_irq_funcs
+ffffffff82a8c310 r dce_v11_0_hpd_irq_funcs
+ffffffff82a8c320 r interrupt_status_offsets
+ffffffff82a8c380 r dce_v11_0_crtc_funcs
+ffffffff82a8c440 r dce_v11_0_crtc_helper_funcs
+ffffffff82a8c4c0 r vga_control_regs
+ffffffff82a8c4e0 r dig_offsets
+ffffffff82a8c510 r cz_mgcg_cgcg_init
+ffffffff82a8c530 r cz_golden_settings_a11
+ffffffff82a8c550 r stoney_golden_settings_a11
+ffffffff82a8c570 r polaris11_golden_settings_a11
+ffffffff82a8c5b0 r polaris10_golden_settings_a11
+ffffffff82a8d000 R df_v1_7_funcs
+ffffffff82a8d070 r df_v1_7_channel_number
+ffffffff82a8e000 R df_v3_6_funcs
+ffffffff82a8e070 r df_v3_6_channel_number
+ffffffff82a8f000 r GC_BASE
+ffffffff82a8f0a8 r HDP_BASE
+ffffffff82a8f150 r MMHUB_BASE
+ffffffff82a8f1f8 r ATHUB_BASE
+ffffffff82a8f2a0 r NBIO_BASE
+ffffffff82a8f348 r MP0_BASE
+ffffffff82a8f3f0 r MP1_BASE
+ffffffff82a8f498 r VCN0_BASE
+ffffffff82a8f540 r DF_BASE
+ffffffff82a8f5e8 r DCN_BASE
+ffffffff82a8f690 r OSSSYS_BASE
+ffffffff82a8f738 r SMUIO_BASE
+ffffffff82a8f7e0 r THM_BASE
+ffffffff82a90000 r gfx_v10_0_ip_funcs
+ffffffff82a900a0 R gfx_v10_0_ip_block
+ffffffff82a900b8 r gfx_v10_0_kiq_pm4_funcs
+ffffffff82a900f8 r gfx_v10_0_ring_funcs_kiq
+ffffffff82a90218 r gfx_v10_0_ring_funcs_gfx
+ffffffff82a90338 r gfx_v10_0_ring_funcs_compute
+ffffffff82a90458 r gfx_v10_0_eop_irq_funcs
+ffffffff82a90468 r gfx_v10_0_kiq_irq_funcs
+ffffffff82a90478 r gfx_v10_0_priv_reg_irq_funcs
+ffffffff82a90488 r gfx_v10_0_priv_inst_irq_funcs
+ffffffff82a90498 r gfx_v10_0_rlc_funcs
+ffffffff82a90500 r gfx_v10_0_rlc_funcs_sriov
+ffffffff82a90570 r gfx10_cs_data
+ffffffff82a90590 r gfx10_SECT_CONTEXT_defs
+ffffffff82a90620 r gfx10_SECT_CONTEXT_def_1
+ffffffff82a90980 r gfx10_SECT_CONTEXT_def_3
+ffffffff82a90990 r gfx10_SECT_CONTEXT_def_4
+ffffffff82a90c08 r gfx10_SECT_CONTEXT_def_5
+ffffffff82a90c10 r gfx10_SECT_CONTEXT_def_6
+ffffffff82a90c20 r gfx10_SECT_CONTEXT_def_2
+ffffffff82a91060 r gfx10_SECT_CONTEXT_def_7
+ffffffff82a91170 r gfx10_SECT_CONTEXT_def_8
+ffffffff82a914a0 r gfx_v10_0_gfx_funcs
+ffffffff82a914e0 r golden_settings_gc_rlc_spm_10_0_nv10
+ffffffff82a97780 r golden_settings_gc_rlc_spm_10_1_nv14
+ffffffff82a9b1a0 r golden_settings_gc_rlc_spm_10_1_2_nv12
+ffffffff82aa1440 r golden_settings_gc_10_1
+ffffffff82aa1800 r golden_settings_gc_10_0_nv10
+ffffffff82aa1800 r golden_settings_gc_10_1_1
+ffffffff82aa1b90 r golden_settings_gc_10_1_2
+ffffffff82aa1b90 r golden_settings_gc_10_1_nv14
+ffffffff82aa1f80 r golden_settings_gc_10_1_2_nv12
+ffffffff82aa1f80 r golden_settings_gc_10_3
+ffffffff82aa2388 r golden_settings_gc_10_3_sienna_cichlid
+ffffffff82aa2390 r golden_settings_gc_10_3_2
+ffffffff82aa2780 r golden_settings_gc_10_3_vangogh
+ffffffff82aa29e0 r golden_settings_gc_10_3_3
+ffffffff82aa2bc0 r golden_settings_gc_10_3_4
+ffffffff82aa2f20 r golden_settings_gc_10_3_5
+ffffffff82aa3220 r golden_settings_gc_10_0_cyan_skillfish
+ffffffff82aa3550 r golden_settings_gc_10_3_6
+ffffffff82aa3760 r golden_settings_gc_10_3_7
+ffffffff82aa4000 r gfx_v11_0_ip_funcs
+ffffffff82aa40a0 R gfx_v11_0_ip_block
+ffffffff82aa40b8 r gfx_v11_0_kiq_pm4_funcs
+ffffffff82aa40f8 r gfx_v11_0_ring_funcs_kiq
+ffffffff82aa4218 r gfx_v11_0_ring_funcs_gfx
+ffffffff82aa4338 r gfx_v11_0_ring_funcs_compute
+ffffffff82aa4458 r gfx_v11_0_eop_irq_funcs
+ffffffff82aa4468 r gfx_v11_0_priv_reg_irq_funcs
+ffffffff82aa4478 r gfx_v11_0_priv_inst_irq_funcs
+ffffffff82aa4488 r gfx_v11_0_rlc_funcs
+ffffffff82aa44f0 r gfx11_cs_data
+ffffffff82aa4510 r gfx11_SECT_CONTEXT_defs
+ffffffff82aa4590 r gfx11_SECT_CONTEXT_def_1
+ffffffff82aa48f0 r gfx11_SECT_CONTEXT_def_3
+ffffffff82aa4900 r gfx11_SECT_CONTEXT_def_5
+ffffffff82aa4908 r gfx11_SECT_CONTEXT_def_6
+ffffffff82aa4910 r gfx11_SECT_CONTEXT_def_2
+ffffffff82aa4d50 r gfx11_SECT_CONTEXT_def_4
+ffffffff82aa4fd0 r gfx11_SECT_CONTEXT_def_7
+ffffffff82aa5438 r gfx_v11_0_gfx_funcs
+ffffffff82aa5480 r golden_settings_gc_11_0_1
+ffffffff82aa6000 r gfx_v8_0_ip_funcs
+ffffffff82aa60a0 R gfx_v8_0_ip_block
+ffffffff82aa60b8 R gfx_v8_1_ip_block
+ffffffff82aa60d0 r gfx_v8_0_gfx_funcs
+ffffffff82aa6110 r gfx_v8_0_ring_funcs_kiq
+ffffffff82aa6230 r gfx_v8_0_ring_funcs_gfx
+ffffffff82aa6350 r gfx_v8_0_ring_funcs_compute
+ffffffff82aa6470 r amdgpu_gds_reg_offset
+ffffffff82aa6570 r gfx_v8_0_eop_irq_funcs
+ffffffff82aa6580 r gfx_v8_0_priv_reg_irq_funcs
+ffffffff82aa6590 r gfx_v8_0_priv_inst_irq_funcs
+ffffffff82aa65a0 r gfx_v8_0_cp_ecc_error_irq_funcs
+ffffffff82aa65b0 r gfx_v8_0_sq_irq_funcs
+ffffffff82aa65c0 r sq_edc_source_names
+ffffffff82aa65f8 r iceland_rlc_funcs
+ffffffff82aa6660 r vi_cs_data
+ffffffff82aa6680 r vi_SECT_CONTEXT_defs
+ffffffff82aa6700 r vi_SECT_CONTEXT_def_1
+ffffffff82aa6a50 r vi_SECT_CONTEXT_def_3
+ffffffff82aa6a70 r vi_SECT_CONTEXT_def_4
+ffffffff82aa6ce4 r vi_SECT_CONTEXT_def_5
+ffffffff82aa6cec r vi_SECT_CONTEXT_def_6
+ffffffff82aa6cf0 r vi_SECT_CONTEXT_def_2
+ffffffff82aa7140 r vi_SECT_CONTEXT_def_7
+ffffffff82aa74f0 r vgpr_init_compute_shader
+ffffffff82aa7600 r vgpr_init_regs
+ffffffff82aa7690 r sgpr1_init_regs
+ffffffff82aa7720 r sgpr2_init_regs
+ffffffff82aa77b0 r sec_ded_counter_registers
+ffffffff82aa7820 r iceland_mgcg_cgcg_init
+ffffffff82aa7b20 r golden_settings_iceland_a11
+ffffffff82aa7be0 r iceland_golden_common_all
+ffffffff82aa7c40 r fiji_mgcg_cgcg_init
+ffffffff82aa7df0 r golden_settings_fiji_a10
+ffffffff82aa7e80 r fiji_golden_common_all
+ffffffff82aa7f00 r tonga_mgcg_cgcg_init
+ffffffff82aa8290 r golden_settings_tonga_a11
+ffffffff82aa8350 r tonga_golden_common_all
+ffffffff82aa83b0 r golden_settings_vegam_a11
+ffffffff82aa8480 r vegam_golden_common_all
+ffffffff82aa84d0 r golden_settings_polaris11_a11
+ffffffff82aa85a0 r polaris11_golden_common_all
+ffffffff82aa85f0 r golden_settings_polaris10_a11
+ffffffff82aa86c0 r polaris10_golden_common_all
+ffffffff82aa8720 r cz_mgcg_cgcg_init
+ffffffff82aa8ab0 r cz_golden_settings_a11
+ffffffff82aa8b40 r cz_golden_common_all
+ffffffff82aa8ba0 r stoney_mgcg_cgcg_init
+ffffffff82aa8be0 r stoney_golden_settings_a11
+ffffffff82aa8c60 r stoney_golden_common_all
+ffffffff82aa9000 R gfx_v9_0_ras_ops
+ffffffff82aa9040 r gfx_v9_0_ip_funcs
+ffffffff82aa90e0 R gfx_v9_0_ip_block
+ffffffff82aa9100 r ras_gfx_subblocks
+ffffffff82aa9b80 r gfx_v9_0_edc_counter_regs
+ffffffff82aa9f20 r gfx_v9_0_ras_fields
+ffffffff82aab000 r gfx_v9_0_kiq_pm4_funcs
+ffffffff82aab040 r gfx_v9_0_ring_funcs_kiq
+ffffffff82aab160 r gfx_v9_0_ring_funcs_gfx
+ffffffff82aab280 r gfx_v9_0_ring_funcs_compute
+ffffffff82aab3a0 r gfx_v9_0_eop_irq_funcs
+ffffffff82aab3b0 r gfx_v9_0_priv_reg_irq_funcs
+ffffffff82aab3c0 r gfx_v9_0_priv_inst_irq_funcs
+ffffffff82aab3d0 r gfx_v9_0_cp_ecc_error_irq_funcs
+ffffffff82aab3e0 r gfx_v9_0_rlc_funcs
+ffffffff82aab450 r gfx9_cs_data
+ffffffff82aab470 r gfx9_SECT_CONTEXT_defs
+ffffffff82aab500 r gfx9_SECT_CONTEXT_def_1
+ffffffff82aab850 r gfx9_SECT_CONTEXT_def_3
+ffffffff82aab860 r gfx9_SECT_CONTEXT_def_4
+ffffffff82aabad4 r gfx9_SECT_CONTEXT_def_5
+ffffffff82aabadc r gfx9_SECT_CONTEXT_def_6
+ffffffff82aabae0 r gfx9_SECT_CONTEXT_def_7
+ffffffff82aabbf0 r gfx9_SECT_CONTEXT_def_2
+ffffffff82aac060 r gfx9_SECT_CONTEXT_def_8
+ffffffff82aac2d0 r vgpr_init_compute_shader_arcturus
+ffffffff82aacb60 r vgpr_init_regs_arcturus
+ffffffff82aaccf0 r vgpr_init_regs
+ffffffff82aace80 r sgpr1_init_regs
+ffffffff82aad010 r sgpr2_init_regs
+ffffffff82aad198 r gfx_v9_0_gfx_funcs
+ffffffff82aad1e0 r golden_settings_gc_9_0
+ffffffff82aad3c0 r golden_settings_gc_9_0_vg10
+ffffffff82aad570 r golden_settings_gc_9_2_1
+ffffffff82aad6f0 r golden_settings_gc_9_2_1_vg12
+ffffffff82aad830 r golden_settings_gc_9_0_vg20
+ffffffff82aad940 r golden_settings_gc_9_4_1_arct
+ffffffff82aada50 r golden_settings_gc_9_1
+ffffffff82aadc90 r golden_settings_gc_9_1_rv2
+ffffffff82aade60 r golden_settings_gc_9_1_rv1
+ffffffff82aadf10 r golden_settings_gc_9_1_rn
+ffffffff82aae030 r golden_settings_gc_9_x_common
+ffffffff82aaf000 R gfx_v9_4_ras_ops
+ffffffff82aaf040 r gfx_v9_4_edc_counter_regs
+ffffffff82aaf420 r gfx_v9_4_ras_fields
+ffffffff82ab1000 R vgpr_init_regs_aldebaran
+ffffffff82ab11b0 R sgpr112_init_regs_aldebaran
+ffffffff82ab1360 R sgpr96_init_regs_aldebaran
+ffffffff82ab1510 R sgpr64_init_regs_aldebaran
+ffffffff82ab16c0 r golden_settings_gc_9_4_2_alde
+ffffffff82ab1720 r golden_settings_gc_9_4_2_alde_die_0
+ffffffff82ab17b0 r golden_settings_gc_9_4_2_alde_die_1
+ffffffff82ab1840 r sgpr112_init_compute_shader_aldebaran
+ffffffff82ab1a60 r sgpr96_init_compute_shader_aldebaran
+ffffffff82ab1c50 r sgpr64_init_compute_shader_aldebaran
+ffffffff82ab1dc0 r vgpr_init_compute_shader_aldebaran
+ffffffff82ab26a0 r gfx_v9_4_2_edc_counter_regs
+ffffffff82ab2a20 r gfx_v9_4_2_ras_fields
+ffffffff82ab43c0 r gfx_v9_4_2_utc_blocks
+ffffffff82ab5000 R gfxhub_v1_0_funcs
+ffffffff82ab6000 R gfxhub_v2_0_funcs
+ffffffff82ab6060 r gfxhub_v2_0_vmhub_funcs
 ffffffff82ab6070 r gfxhub_client_ids
-ffffffff82ab7000 R gfxhub_v3_0_funcs
-ffffffff82ab7060 r gfxhub_v3_0_vmhub_funcs
+ffffffff82ab7000 R gfxhub_v2_1_funcs
+ffffffff82ab7060 r gfxhub_v2_1_vmhub_funcs
 ffffffff82ab7070 r gfxhub_client_ids
-ffffffff82ab8000 R gfxhub_v3_0_3_funcs
-ffffffff82ab8060 r gfxhub_v3_0_3_vmhub_funcs
+ffffffff82ab8000 R gfxhub_v3_0_funcs
+ffffffff82ab8060 r gfxhub_v3_0_vmhub_funcs
 ffffffff82ab8070 r gfxhub_client_ids
-ffffffff82ab9000 R gmc_v10_0_ip_funcs
-ffffffff82ab90a0 R gmc_v10_0_ip_block
-ffffffff82ab90b8 r gmc_v10_0_gmc_funcs
-ffffffff82ab9100 r gmc_v10_0_irq_funcs
-ffffffff82ab9110 r gmc_v10_0_ecc_funcs
-ffffffff82aba000 R gmc_v11_0_ip_funcs
-ffffffff82aba0a0 R gmc_v11_0_ip_block
-ffffffff82aba0b8 r gmc_v11_0_gmc_funcs
-ffffffff82aba100 r gmc_v11_0_irq_funcs
-ffffffff82aba110 r gmc_v11_0_ecc_funcs
-ffffffff82abb000 r gmc_v7_0_ip_funcs
-ffffffff82abb0a0 R gmc_v7_0_ip_block
-ffffffff82abb0b8 R gmc_v7_4_ip_block
-ffffffff82abb0d0 r gmc_v7_0_gmc_funcs
-ffffffff82abb118 r gmc_v7_0_irq_funcs
-ffffffff82abb128 r iceland_mgcg_cgcg_init
-ffffffff82abb140 r golden_settings_iceland_a11
-ffffffff82abb170 r mc_cg_registers
-ffffffff82abb1a0 r mc_cg_en
-ffffffff82abb1d0 r mc_cg_ls_en
-ffffffff82abc000 r gmc_v8_0_ip_funcs
-ffffffff82abc0a0 R gmc_v8_0_ip_block
-ffffffff82abc0b8 R gmc_v8_1_ip_block
-ffffffff82abc0d0 R gmc_v8_5_ip_block
-ffffffff82abc0e8 r gmc_v8_0_gmc_funcs
-ffffffff82abc130 r gmc_v8_0_irq_funcs
-ffffffff82abc140 r fiji_mgcg_cgcg_init
-ffffffff82abc150 r golden_settings_fiji_a10
-ffffffff82abc180 r tonga_mgcg_cgcg_init
-ffffffff82abc190 r golden_settings_tonga_a11
-ffffffff82abc1f0 r golden_settings_polaris11_a11
-ffffffff82abc220 r golden_settings_polaris10_a11
-ffffffff82abc25c r cz_mgcg_cgcg_init
-ffffffff82abc270 r stoney_mgcg_cgcg_init
-ffffffff82abc290 r golden_settings_stoney_common
-ffffffff82abd000 R gmc_v9_0_ip_funcs
-ffffffff82abd0a0 R gmc_v9_0_ip_block
-ffffffff82abd0b8 r gmc_v9_0_gmc_funcs
-ffffffff82abd100 r gmc_v9_0_irq_funcs
-ffffffff82abd110 r gmc_v9_0_ecc_funcs
-ffffffff82abd120 r gfxhub_client_ids
-ffffffff82abd190 r mmhub_client_ids_vega10
-ffffffff82abd480 r mmhub_client_ids_vega12
-ffffffff82abd780 r mmhub_client_ids_vega20
-ffffffff82abda70 r mmhub_client_ids_arcturus
-ffffffff82abf280 r mmhub_client_ids_raven
-ffffffff82abf440 r mmhub_client_ids_renoir
-ffffffff82abf630 r mmhub_client_ids_aldebaran
-ffffffff82ac0e40 r ecc_umc_mcumc_ctrl_addrs
-ffffffff82ac0ec0 r ecc_umc_mcumc_ctrl_mask_addrs
-ffffffff82ac0f40 r golden_settings_mmhub_1_0_0
-ffffffff82ac0f70 r golden_settings_athub_1_0_0
-ffffffff82ac1000 R hdp_v4_0_funcs
-ffffffff82ac2000 R hdp_v5_0_funcs
-ffffffff82ac3000 R hdp_v5_2_funcs
-ffffffff82ac4000 R hdp_v6_0_funcs
-ffffffff82ac5000 r iceland_ih_ip_funcs
-ffffffff82ac50a0 R iceland_ih_ip_block
-ffffffff82ac50b8 r iceland_ih_funcs
-ffffffff82ac6000 r ih_v6_0_ip_funcs
-ffffffff82ac60a0 R ih_v6_0_ip_block
-ffffffff82ac60b8 r ih_v6_0_funcs
-ffffffff82ac60d8 r ih_v6_0_self_irq_funcs
-ffffffff82ac7000 R gfx_v11_0_imu_funcs
-ffffffff82ac7030 r imu_rlc_ram_golden_11
-ffffffff82ac7680 r imu_rlc_ram_golden_11_0_2
-ffffffff82ac8000 r imu_rlc_ram_golden_11_0_3
-ffffffff82ac9000 r jpeg_v1_0_decode_ring_vm_funcs
-ffffffff82ac9120 r jpeg_v1_0_irq_funcs
-ffffffff82aca000 r jpeg_v2_0_ip_funcs
-ffffffff82aca0a0 R jpeg_v2_0_ip_block
-ffffffff82aca0b8 r jpeg_v2_0_dec_ring_vm_funcs
-ffffffff82aca1d8 r jpeg_v2_0_irq_funcs
-ffffffff82acb000 r jpeg_v2_5_ip_funcs
-ffffffff82acb0a0 R jpeg_v2_5_ip_block
-ffffffff82acb0b8 r jpeg_v2_6_ip_funcs
-ffffffff82acb158 R jpeg_v2_6_ip_block
-ffffffff82acb170 R jpeg_v2_6_ras_hw_ops
-ffffffff82acb1b0 r jpeg_v2_5_dec_ring_vm_funcs
-ffffffff82acb2d0 r jpeg_v2_6_dec_ring_vm_funcs
-ffffffff82acb3f0 r jpeg_v2_5_irq_funcs
-ffffffff82acc000 r jpeg_v3_0_ip_funcs
-ffffffff82acc0a0 R jpeg_v3_0_ip_block
-ffffffff82acc0b8 r jpeg_v3_0_dec_ring_vm_funcs
-ffffffff82acc1d8 r jpeg_v3_0_irq_funcs
-ffffffff82acd000 r jpeg_v4_0_ip_funcs
-ffffffff82acd0a0 R jpeg_v4_0_ip_block
-ffffffff82acd0b8 r jpeg_v4_0_dec_ring_vm_funcs
-ffffffff82acd1d8 r jpeg_v4_0_irq_funcs
-ffffffff82ace000 R lsdma_v6_0_funcs
-ffffffff82acf000 R mca_v3_0_mp0_hw_ops
-ffffffff82acf040 R mca_v3_0_mp1_hw_ops
-ffffffff82acf080 R mca_v3_0_mpio_hw_ops
-ffffffff82acf0c0 R mca_v3_0_funcs
-ffffffff82ad0000 r mes_v10_1_ip_funcs
-ffffffff82ad00a0 R mes_v10_1_ip_block
-ffffffff82ad00b8 r mes_v10_1_funcs
-ffffffff82ad00e8 r mes_v10_1_ring_funcs
-ffffffff82ad1000 r mes_v11_0_ip_funcs
-ffffffff82ad10a0 R mes_v11_0_ip_block
-ffffffff82ad10b8 r mes_v11_0_funcs
-ffffffff82ad10e8 r mes_v11_0_ring_funcs
-ffffffff82ad2000 R mmhub_v1_0_funcs
-ffffffff82ad2050 r mmhub_v1_0_edc_cnt_regs
-ffffffff82ad20c0 r mmhub_v1_0_ras_fields
-ffffffff82ad3000 R mmhub_v1_7_funcs
-ffffffff82ad3050 r mmhub_v1_7_edc_cnt_regs
-ffffffff82ad3250 r mmhub_v1_7_ras_fields
-ffffffff82ad49c0 r mmhub_v1_7_ea_err_status_regs
-ffffffff82ad5000 R mmhub_v2_0_funcs
-ffffffff82ad5050 r mmhub_v2_0_vmhub_funcs
-ffffffff82ad5060 r mmhub_client_ids_navi1x
-ffffffff82ad5190 r mmhub_client_ids_sienna_cichlid
-ffffffff82ad5450 r mmhub_client_ids_beige_goby
-ffffffff82ad6000 R mmhub_v2_3_funcs
-ffffffff82ad6050 r mmhub_v2_3_vmhub_funcs
-ffffffff82ad6060 r mmhub_client_ids_vangogh
-ffffffff82ad7000 R mmhub_v3_0_funcs
-ffffffff82ad7050 r mmhub_v3_0_vmhub_funcs
-ffffffff82ad7060 r mmhub_client_ids_v3_0_0
-ffffffff82ad8000 R mmhub_v3_0_1_funcs
-ffffffff82ad8050 r mmhub_v3_0_1_vmhub_funcs
-ffffffff82ad8060 r mmhub_client_ids_v3_0_1
-ffffffff82ad9000 R mmhub_v3_0_2_funcs
-ffffffff82ad9050 r mmhub_v3_0_2_vmhub_funcs
-ffffffff82ad9060 r mmhub_client_ids_v3_0_2
-ffffffff82ada000 R mmhub_v9_4_ras_hw_ops
-ffffffff82ada040 R mmhub_v9_4_funcs
-ffffffff82ada090 r mmhub_v9_4_edc_cnt_regs
-ffffffff82ada330 r mmhub_v9_4_ras_fields
-ffffffff82adc3b0 r mmhub_v9_4_err_status_regs
-ffffffff82add000 r xgpu_ai_mailbox_ack_irq_funcs
-ffffffff82add010 r xgpu_ai_mailbox_rcv_irq_funcs
-ffffffff82add020 R xgpu_ai_virt_ops
-ffffffff82ade000 r xgpu_nv_mailbox_ack_irq_funcs
-ffffffff82ade010 r xgpu_nv_mailbox_rcv_irq_funcs
-ffffffff82ade020 R xgpu_nv_virt_ops
-ffffffff82adf000 r xgpu_fiji_mgcg_cgcg_init
-ffffffff82adf240 r xgpu_fiji_golden_settings_a10
-ffffffff82adf370 r xgpu_fiji_golden_common_all
-ffffffff82adf3f0 r xgpu_tonga_mgcg_cgcg_init
-ffffffff82adf810 r xgpu_tonga_golden_settings_a11
-ffffffff82adf9d0 r xgpu_tonga_golden_common_all
-ffffffff82adfa28 r xgpu_vi_mailbox_ack_irq_funcs
-ffffffff82adfa38 r xgpu_vi_mailbox_rcv_irq_funcs
-ffffffff82adfa48 R xgpu_vi_virt_ops
-ffffffff82ae0000 r navi10_ih_ip_funcs
-ffffffff82ae00a0 R navi10_ih_ip_block
-ffffffff82ae00b8 r navi10_ih_funcs
-ffffffff82ae00d8 r navi10_ih_self_irq_funcs
-ffffffff82ae1000 R nbio_v2_3_hdp_flush_reg
-ffffffff82ae1048 R nbio_v2_3_funcs
-ffffffff82ae2000 R nbio_v4_3_hdp_flush_reg
-ffffffff82ae2048 R nbio_v4_3_funcs
-ffffffff82ae2130 R nbio_v4_3_sriov_funcs
-ffffffff82ae3000 R nbio_v6_1_hdp_flush_reg
-ffffffff82ae3048 R nbio_v6_1_funcs
-ffffffff82ae4000 R nbio_v7_0_hdp_flush_reg
-ffffffff82ae4048 R nbio_v7_0_funcs
-ffffffff82ae5000 R nbio_v7_2_hdp_flush_reg
-ffffffff82ae5048 R nbio_v7_2_funcs
-ffffffff82ae6000 R nbio_v7_4_hdp_flush_reg
-ffffffff82ae6048 R nbio_v7_4_ras_hw_ops
-ffffffff82ae6088 R nbio_v7_4_funcs
-ffffffff82ae6170 r nbio_v7_4_ras_controller_irq_funcs
-ffffffff82ae6180 r nbio_v7_4_ras_err_event_athub_irq_funcs
-ffffffff82ae7000 R nbio_v7_7_hdp_flush_reg
-ffffffff82ae7048 R nbio_v7_7_funcs
-ffffffff82ae8000 r nv_common_ip_funcs
-ffffffff82ae80a0 R nv_common_ip_block
-ffffffff82ae80b8 r nv_asic_funcs
-ffffffff82ae8170 r nv_allowed_read_registers
-ffffffff82ae82f0 r nv_video_codecs_encode
-ffffffff82ae8300 r sc_video_codecs_decode
-ffffffff82ae8310 r yc_video_codecs_decode
-ffffffff82ae8320 r bg_video_codecs_encode
-ffffffff82ae8330 r bg_video_codecs_decode
-ffffffff82ae8340 r nv_video_codecs_decode
-ffffffff82ae8350 r nv_video_codecs_encode_array
-ffffffff82ae8380 r sc_video_codecs_decode_array
-ffffffff82ae8420 r yc_video_codecs_decode_array
-ffffffff82ae8490 r bg_video_codecs_decode_array
-ffffffff82ae84d0 r nv_video_codecs_decode_array
-ffffffff82ae9000 r psp_v10_0_funcs
-ffffffff82aea000 r psp_v11_0_funcs
-ffffffff82aeb000 r psp_v11_0_8_funcs
-ffffffff82aec000 r psp_v12_0_funcs
-ffffffff82aed000 r psp_v13_0_funcs
-ffffffff82aee000 r psp_v13_0_4_funcs
-ffffffff82aef000 r psp_v3_1_funcs
-ffffffff82af0000 r sdma_v2_4_ip_funcs
-ffffffff82af00a0 R sdma_v2_4_ip_block
-ffffffff82af00b8 r sdma_v2_4_ring_funcs
-ffffffff82af01d8 r sdma_v2_4_buffer_funcs
-ffffffff82af01f8 r sdma_v2_4_vm_pte_funcs
-ffffffff82af0218 r sdma_v2_4_trap_irq_funcs
-ffffffff82af0228 r sdma_v2_4_illegal_inst_irq_funcs
-ffffffff82af0240 r iceland_mgcg_cgcg_init
-ffffffff82af0260 r golden_settings_iceland_a11
-ffffffff82af1000 r sdma_v3_0_ip_funcs
-ffffffff82af10a0 R sdma_v3_0_ip_block
-ffffffff82af10b8 R sdma_v3_1_ip_block
-ffffffff82af10d0 r sdma_v3_0_ring_funcs
-ffffffff82af11f0 r sdma_v3_0_buffer_funcs
-ffffffff82af1210 r sdma_v3_0_vm_pte_funcs
-ffffffff82af1230 r sdma_v3_0_trap_irq_funcs
-ffffffff82af1240 r sdma_v3_0_illegal_inst_irq_funcs
-ffffffff82af1250 r fiji_mgcg_cgcg_init
-ffffffff82af1270 r golden_settings_fiji_a10
-ffffffff82af12d0 r tonga_mgcg_cgcg_init
-ffffffff82af12f0 r golden_settings_tonga_a11
-ffffffff82af1370 r golden_settings_polaris11_a11
-ffffffff82af13f0 r golden_settings_polaris10_a11
-ffffffff82af1470 r cz_mgcg_cgcg_init
-ffffffff82af1490 r cz_golden_settings_a11
-ffffffff82af1520 r stoney_mgcg_cgcg_init
-ffffffff82af1530 r stoney_golden_settings_a11
-ffffffff82af2000 R sdma_v4_0_ip_funcs
-ffffffff82af20a0 R sdma_v4_0_ras_hw_ops
-ffffffff82af20e0 R sdma_v4_0_ip_block
-ffffffff82af20f8 r sdma_v4_0_ring_funcs_2nd_mmhub
-ffffffff82af2218 r sdma_v4_0_ring_funcs
-ffffffff82af2338 r sdma_v4_0_page_ring_funcs_2nd_mmhub
-ffffffff82af2458 r sdma_v4_0_page_ring_funcs
-ffffffff82af2578 r sdma_v4_0_buffer_funcs
-ffffffff82af2598 r sdma_v4_0_vm_pte_funcs
-ffffffff82af25b8 r sdma_v4_0_trap_irq_funcs
-ffffffff82af25c8 r sdma_v4_0_illegal_inst_irq_funcs
-ffffffff82af25d8 r sdma_v4_0_ecc_irq_funcs
-ffffffff82af25e8 r sdma_v4_0_vm_hole_irq_funcs
-ffffffff82af25f8 r sdma_v4_0_doorbell_invalid_irq_funcs
-ffffffff82af2608 r sdma_v4_0_pool_timeout_irq_funcs
-ffffffff82af2618 r sdma_v4_0_srbm_write_irq_funcs
-ffffffff82af2630 r golden_settings_sdma_4
-ffffffff82af2890 r golden_settings_sdma_vg10
-ffffffff82af2940 r golden_settings_sdma_vg12
-ffffffff82af29f0 r golden_settings_sdma0_4_2_init
-ffffffff82af2a10 r golden_settings_sdma0_4_2
-ffffffff82af2ca0 r golden_settings_sdma1_4_2
-ffffffff82af2f30 r golden_settings_sdma_arct
-ffffffff82af3230 r golden_settings_sdma_aldebaran
-ffffffff82af33a0 r golden_settings_sdma_4_1
-ffffffff82af34b0 r golden_settings_sdma_rv2
-ffffffff82af34e0 r golden_settings_sdma_rv1
-ffffffff82af3510 r golden_settings_sdma_4_3
-ffffffff82af3600 r sdma_v4_0_ras_fields
-ffffffff82af4000 R sdma_v4_4_ras_hw_ops
-ffffffff82af4040 r sdma_v4_4_ras_fields
-ffffffff82af5000 R sdma_v5_0_ip_funcs
-ffffffff82af50a0 R sdma_v5_0_ip_block
-ffffffff82af50b8 r sdma_v5_0_ring_funcs
-ffffffff82af51d8 r sdma_v5_0_buffer_funcs
-ffffffff82af51f8 r sdma_v5_0_vm_pte_funcs
-ffffffff82af5218 r sdma_v5_0_trap_irq_funcs
-ffffffff82af5228 r sdma_v5_0_illegal_inst_irq_funcs
-ffffffff82af5240 r golden_settings_sdma_5
-ffffffff82af5480 r golden_settings_sdma_nv10
-ffffffff82af54b0 r golden_settings_sdma_nv14
-ffffffff82af54e0 r golden_settings_sdma_5_sriov
-ffffffff82af56c0 r golden_settings_sdma_nv12
-ffffffff82af5750 r golden_settings_sdma_cyan_skillfish
-ffffffff82af6000 R sdma_v5_2_ip_funcs
-ffffffff82af60a0 R sdma_v5_2_ip_block
-ffffffff82af60b8 r sdma_v5_2_ring_funcs
-ffffffff82af61d8 r sdma_v5_2_buffer_funcs
-ffffffff82af61f8 r sdma_v5_2_vm_pte_funcs
-ffffffff82af6218 r sdma_v5_2_trap_irq_funcs
-ffffffff82af6228 r sdma_v5_2_illegal_inst_irq_funcs
-ffffffff82af7000 R sdma_v6_0_ip_funcs
-ffffffff82af70a0 R sdma_v6_0_ip_block
-ffffffff82af70b8 r sdma_v6_0_ring_funcs
-ffffffff82af71d8 r sdma_v6_0_buffer_funcs
-ffffffff82af71f8 r sdma_v6_0_vm_pte_funcs
-ffffffff82af7218 r sdma_v6_0_trap_irq_funcs
-ffffffff82af7228 r sdma_v6_0_illegal_inst_irq_funcs
-ffffffff82af8000 r smu_v11_0_i2c_algo
-ffffffff82af8010 r smu_v11_0_i2c_i2c_lock_ops
-ffffffff82af8028 r smu_v11_0_i2c_control_quirks
-ffffffff82af9000 R smuio_v11_0_funcs
-ffffffff82afa000 R smuio_v11_0_6_funcs
-ffffffff82afb000 R smuio_v13_0_funcs
-ffffffff82afc000 R smuio_v13_0_6_funcs
-ffffffff82afd000 R smuio_v9_0_funcs
-ffffffff82afe000 r soc15_common_ip_funcs
-ffffffff82afe0a0 R vega10_common_ip_block
-ffffffff82afe0b8 r soc15_asic_funcs
-ffffffff82afe170 r vega20_asic_funcs
-ffffffff82afe230 r soc15_allowed_read_registers
-ffffffff82afe3c0 r vega_video_codecs_encode
-ffffffff82afe3d0 r vega_video_codecs_decode
-ffffffff82afe3e0 r rv_video_codecs_decode
-ffffffff82afe3f0 r rn_video_codecs_decode
-ffffffff82afe400 r vega_video_codecs_encode_array
-ffffffff82afe430 r vega_video_codecs_decode_array
-ffffffff82afe4b0 r rv_video_codecs_decode_array
-ffffffff82afe540 r rn_video_codecs_decode_array
-ffffffff82aff000 r soc21_common_ip_funcs
-ffffffff82aff0a0 R soc21_common_ip_block
-ffffffff82aff0b8 r soc21_asic_funcs
-ffffffff82aff170 r soc21_allowed_read_registers
-ffffffff82aff2f0 r vcn_4_0_0_video_codecs_encode_vcn1
-ffffffff82aff300 r vcn_4_0_0_video_codecs_decode_vcn1
-ffffffff82aff310 r vcn_4_0_0_video_codecs_encode_vcn0
-ffffffff82aff320 r vcn_4_0_0_video_codecs_decode_vcn0
-ffffffff82aff330 r vcn_4_0_0_video_codecs_encode_array_vcn1
-ffffffff82aff360 r vcn_4_0_0_video_codecs_decode_array_vcn1
-ffffffff82aff3b0 r vcn_4_0_0_video_codecs_encode_array_vcn0
-ffffffff82aff3e0 r vcn_4_0_0_video_codecs_decode_array_vcn0
-ffffffff82b00000 r tonga_ih_ip_funcs
-ffffffff82b000a0 R tonga_ih_ip_block
-ffffffff82b000b8 r tonga_ih_funcs
-ffffffff82b01000 R umc_v6_0_funcs
-ffffffff82b02000 R umc_v6_1_channel_idx_tbl
-ffffffff82b02080 R umc_v6_1_ras_hw_ops
-ffffffff82b03000 R umc_v6_7_channel_idx_tbl_second
-ffffffff82b03080 R umc_v6_7_channel_idx_tbl_first
-ffffffff82b03100 R umc_v6_7_ras_hw_ops
-ffffffff82b04000 R umc_v8_10_channelnum_map_colbit_table
-ffffffff82b04040 R umc_v8_10_channel_idx_tbl
-ffffffff82b040a0 R umc_v8_10_ras_hw_ops
-ffffffff82b05000 R umc_v8_7_channel_idx_tbl
-ffffffff82b05040 R umc_v8_7_ras_hw_ops
-ffffffff82b06000 r uvd_v5_0_ip_funcs
-ffffffff82b060a0 R uvd_v5_0_ip_block
-ffffffff82b060b8 r uvd_v5_0_ring_funcs
-ffffffff82b061d8 r uvd_v5_0_irq_funcs
-ffffffff82b07000 r uvd_v6_0_ip_funcs
-ffffffff82b070a0 R uvd_v6_0_ip_block
-ffffffff82b070b8 R uvd_v6_2_ip_block
-ffffffff82b070d0 R uvd_v6_3_ip_block
-ffffffff82b070e8 r uvd_v6_0_ring_vm_funcs
-ffffffff82b07208 r uvd_v6_0_ring_phys_funcs
-ffffffff82b07328 r uvd_v6_0_enc_ring_vm_funcs
-ffffffff82b07448 r uvd_v6_0_irq_funcs
-ffffffff82b08000 R uvd_v7_0_ip_funcs
-ffffffff82b080a0 R uvd_v7_0_ip_block
-ffffffff82b080b8 r uvd_v7_0_ring_vm_funcs
-ffffffff82b081d8 r uvd_v7_0_enc_ring_vm_funcs
-ffffffff82b082f8 r uvd_v7_0_irq_funcs
-ffffffff82b09000 r vce_v3_0_ip_funcs
-ffffffff82b090a0 R vce_v3_0_ip_block
-ffffffff82b090b8 R vce_v3_1_ip_block
-ffffffff82b090d0 R vce_v3_4_ip_block
-ffffffff82b090e8 r vce_v3_0_ring_vm_funcs
-ffffffff82b09208 r vce_v3_0_ring_phys_funcs
-ffffffff82b09328 r vce_v3_0_irq_funcs
-ffffffff82b0a000 R vce_v4_0_ip_funcs
-ffffffff82b0a0a0 R vce_v4_0_ip_block
-ffffffff82b0a0b8 r vce_v4_0_ring_vm_funcs
-ffffffff82b0a1d8 r vce_v4_0_irq_funcs
-ffffffff82b0b000 r vcn_v1_0_ip_funcs
-ffffffff82b0b0a0 R vcn_v1_0_ip_block
-ffffffff82b0b0b8 r vcn_v1_0_dec_ring_vm_funcs
-ffffffff82b0b1d8 r vcn_v1_0_enc_ring_vm_funcs
-ffffffff82b0b2f8 r vcn_v1_0_irq_funcs
-ffffffff82b0c000 r vcn_v2_0_ip_funcs
-ffffffff82b0c0a0 R vcn_v2_0_ip_block
-ffffffff82b0c0b8 r vcn_v2_0_dec_ring_vm_funcs
-ffffffff82b0c1d8 r vcn_v2_0_enc_ring_vm_funcs
-ffffffff82b0c2f8 r vcn_v2_0_irq_funcs
-ffffffff82b0d000 r vcn_v2_5_ip_funcs
-ffffffff82b0d0a0 R vcn_v2_5_ip_block
-ffffffff82b0d0b8 r vcn_v2_6_ip_funcs
-ffffffff82b0d158 R vcn_v2_6_ip_block
-ffffffff82b0d170 R vcn_v2_6_ras_hw_ops
-ffffffff82b0d1b0 r vcn_v2_5_dec_ring_vm_funcs
-ffffffff82b0d2d0 r vcn_v2_6_dec_ring_vm_funcs
-ffffffff82b0d3f0 r vcn_v2_5_enc_ring_vm_funcs
-ffffffff82b0d510 r vcn_v2_6_enc_ring_vm_funcs
-ffffffff82b0d630 r vcn_v2_5_irq_funcs
-ffffffff82b0e000 r vcn_v3_0_ip_funcs
-ffffffff82b0e0a0 R vcn_v3_0_ip_block
-ffffffff82b0e0b8 r vcn_v3_0_dec_ring_vm_funcs
-ffffffff82b0e1d8 r vcn_v3_0_enc_ring_vm_funcs
-ffffffff82b0e2f8 r vcn_v3_0_irq_funcs
-ffffffff82b0f000 r vcn_v4_0_ip_funcs
-ffffffff82b0f0a0 R vcn_v4_0_ip_block
-ffffffff82b0f0b8 r vcn_v4_0_unified_ring_vm_funcs
-ffffffff82b0f1d8 r vcn_v4_0_irq_funcs
-ffffffff82b10000 R vega10_ih_ip_funcs
-ffffffff82b100a0 R vega10_ih_ip_block
-ffffffff82b100b8 r vega10_ih_funcs
-ffffffff82b100d8 r vega10_ih_self_irq_funcs
-ffffffff82b11000 r GC_BASE
-ffffffff82b11064 r HDP_BASE
-ffffffff82b110c8 r MMHUB_BASE
-ffffffff82b1112c r ATHUB_BASE
-ffffffff82b11190 r NBIO_BASE
-ffffffff82b111f4 r MP0_BASE
-ffffffff82b11258 r MP1_BASE
-ffffffff82b112bc r VCE_BASE
-ffffffff82b11320 r VCN_BASE
-ffffffff82b11384 r DF_BASE
-ffffffff82b113e8 r DCE_BASE
-ffffffff82b1144c r OSSSYS_BASE
-ffffffff82b114b0 r SDMA0_BASE
-ffffffff82b11514 r SDMA1_BASE
-ffffffff82b11578 r SMUIO_BASE
-ffffffff82b115dc r PWR_BASE
-ffffffff82b11640 r NBIF_BASE
-ffffffff82b116a4 r THM_BASE
-ffffffff82b11708 r CLK_BASE
-ffffffff82b12000 R vega20_ih_ip_funcs
-ffffffff82b120a0 R vega20_ih_ip_block
-ffffffff82b120b8 r vega20_ih_funcs
-ffffffff82b120d8 r vega20_ih_self_irq_funcs
-ffffffff82b13000 r GC_BASE
-ffffffff82b13090 r HDP_BASE
-ffffffff82b13120 r MMHUB_BASE
-ffffffff82b131b0 r ATHUB_BASE
-ffffffff82b13240 r NBIO_BASE
-ffffffff82b132d0 r MP0_BASE
-ffffffff82b13360 r MP1_BASE
-ffffffff82b133f0 r UVD_BASE
-ffffffff82b13480 r VCE_BASE
-ffffffff82b13510 r DF_BASE
-ffffffff82b135a0 r DCE_BASE
-ffffffff82b13630 r OSSSYS_BASE
-ffffffff82b136c0 r SDMA0_BASE
-ffffffff82b13750 r SDMA1_BASE
-ffffffff82b137e0 r SMUIO_BASE
-ffffffff82b13870 r THM_BASE
-ffffffff82b13900 r CLK_BASE
-ffffffff82b13990 r UMC_BASE
-ffffffff82b13a20 r RSMU_BASE
-ffffffff82b14000 r vi_common_ip_block
-ffffffff82b14018 r vi_common_ip_funcs
-ffffffff82b140b8 r vi_asic_funcs
-ffffffff82b14170 r vi_allowed_read_registers
-ffffffff82b143d0 r topaz_video_codecs_encode
-ffffffff82b143e0 r topaz_video_codecs_decode
-ffffffff82b143f0 r tonga_video_codecs_encode
-ffffffff82b14400 r tonga_video_codecs_decode
-ffffffff82b14410 r polaris_video_codecs_encode
-ffffffff82b14420 r cz_video_codecs_decode
-ffffffff82b14430 r tonga_video_codecs_encode_array
-ffffffff82b14450 r tonga_video_codecs_decode_array
-ffffffff82b144a0 r polaris_video_codecs_encode_array
-ffffffff82b144d0 r cz_video_codecs_decode_array
-ffffffff82b14550 r iceland_mgcg_cgcg_init
-ffffffff82b14590 r fiji_mgcg_cgcg_init
-ffffffff82b145f0 r tonga_mgcg_cgcg_init
-ffffffff82b14650 r cz_mgcg_cgcg_init
-ffffffff82b14690 r stoney_mgcg_cgcg_init
-ffffffff82b15000 r amdgpu_dm_funcs
-ffffffff82b150a0 R dm_ip_block
-ffffffff82b150b8 R amdgpu_dm_encoder_helper_funcs
-ffffffff82b15120 r dm_display_funcs
-ffffffff82b15180 r hpd_disconnect_quirk_table
-ffffffff82b15ef0 r amdgpu_dm_mode_funcs
-ffffffff82b15f38 r amdgpu_dm_encoder_funcs
-ffffffff82b15f58 r amdgpu_dm_connector_funcs
-ffffffff82b15fd0 r amdgpu_dm_connector_helper_funcs
-ffffffff82b16020 r amdgpu_dm_i2c_algo
-ffffffff82b161f0 r add_fs_modes.common_rates
-ffffffff82b16220 r amdgpu_dm_backlight_ops
-ffffffff82b17000 r amdgpu_dm_crtc_funcs
-ffffffff82b170c0 r amdgpu_dm_crtc_helper_funcs
-ffffffff82b18000 r dm_dtn_log_begin.msg
-ffffffff82b1800d r dm_dtn_log_end.msg
-ffffffff82b18018 r SYNAPTICS_DEVICE_ID
-ffffffff82b19000 r dm_crtc_irq_funcs
-ffffffff82b19010 r dm_vline0_irq_funcs
-ffffffff82b19020 r dm_dmub_outbox_irq_funcs
-ffffffff82b19030 r dm_vupdate_irq_funcs
-ffffffff82b19040 r dm_dmub_trace_irq_funcs
-ffffffff82b19050 r dm_pageflip_irq_funcs
-ffffffff82b19060 r dm_hpd_irq_funcs
-ffffffff82b1a000 r amdgpu_dm_encoder_funcs
-ffffffff82b1a020 r dm_mst_cbs
-ffffffff82b1a030 r dm_dp_mst_connector_funcs
-ffffffff82b1a0a8 r dm_dp_mst_connector_helper_funcs
-ffffffff82b1b000 r dm_plane_funcs
-ffffffff82b1b068 r dm_plane_helper_funcs
-ffffffff82b1d000 r vbios_funcs
+ffffffff82ab9000 R gfxhub_v3_0_3_funcs
+ffffffff82ab9060 r gfxhub_v3_0_3_vmhub_funcs
+ffffffff82ab9070 r gfxhub_client_ids
+ffffffff82aba000 R gmc_v10_0_ip_funcs
+ffffffff82aba0a0 R gmc_v10_0_ip_block
+ffffffff82aba0b8 r gmc_v10_0_gmc_funcs
+ffffffff82aba100 r gmc_v10_0_irq_funcs
+ffffffff82aba110 r gmc_v10_0_ecc_funcs
+ffffffff82abb000 R gmc_v11_0_ip_funcs
+ffffffff82abb0a0 R gmc_v11_0_ip_block
+ffffffff82abb0b8 r gmc_v11_0_gmc_funcs
+ffffffff82abb100 r gmc_v11_0_irq_funcs
+ffffffff82abb110 r gmc_v11_0_ecc_funcs
+ffffffff82abc000 r gmc_v7_0_ip_funcs
+ffffffff82abc0a0 R gmc_v7_0_ip_block
+ffffffff82abc0b8 R gmc_v7_4_ip_block
+ffffffff82abc0d0 r gmc_v7_0_gmc_funcs
+ffffffff82abc118 r gmc_v7_0_irq_funcs
+ffffffff82abc128 r iceland_mgcg_cgcg_init
+ffffffff82abc140 r golden_settings_iceland_a11
+ffffffff82abc170 r mc_cg_registers
+ffffffff82abc1a0 r mc_cg_en
+ffffffff82abc1d0 r mc_cg_ls_en
+ffffffff82abd000 r gmc_v8_0_ip_funcs
+ffffffff82abd0a0 R gmc_v8_0_ip_block
+ffffffff82abd0b8 R gmc_v8_1_ip_block
+ffffffff82abd0d0 R gmc_v8_5_ip_block
+ffffffff82abd0e8 r gmc_v8_0_gmc_funcs
+ffffffff82abd130 r gmc_v8_0_irq_funcs
+ffffffff82abd140 r fiji_mgcg_cgcg_init
+ffffffff82abd150 r golden_settings_fiji_a10
+ffffffff82abd180 r tonga_mgcg_cgcg_init
+ffffffff82abd190 r golden_settings_tonga_a11
+ffffffff82abd1f0 r golden_settings_polaris11_a11
+ffffffff82abd220 r golden_settings_polaris10_a11
+ffffffff82abd25c r cz_mgcg_cgcg_init
+ffffffff82abd270 r stoney_mgcg_cgcg_init
+ffffffff82abd290 r golden_settings_stoney_common
+ffffffff82abe000 R gmc_v9_0_ip_funcs
+ffffffff82abe0a0 R gmc_v9_0_ip_block
+ffffffff82abe0b8 r gmc_v9_0_gmc_funcs
+ffffffff82abe100 r gmc_v9_0_irq_funcs
+ffffffff82abe110 r gmc_v9_0_ecc_funcs
+ffffffff82abe120 r gfxhub_client_ids
+ffffffff82abe190 r mmhub_client_ids_vega10
+ffffffff82abe480 r mmhub_client_ids_vega12
+ffffffff82abe780 r mmhub_client_ids_vega20
+ffffffff82abea70 r mmhub_client_ids_arcturus
+ffffffff82ac0280 r mmhub_client_ids_raven
+ffffffff82ac0440 r mmhub_client_ids_renoir
+ffffffff82ac0630 r mmhub_client_ids_aldebaran
+ffffffff82ac1e40 r ecc_umc_mcumc_ctrl_addrs
+ffffffff82ac1ec0 r ecc_umc_mcumc_ctrl_mask_addrs
+ffffffff82ac1f40 r golden_settings_mmhub_1_0_0
+ffffffff82ac1f70 r golden_settings_athub_1_0_0
+ffffffff82ac2000 R hdp_v4_0_funcs
+ffffffff82ac3000 R hdp_v5_0_funcs
+ffffffff82ac4000 R hdp_v5_2_funcs
+ffffffff82ac5000 R hdp_v6_0_funcs
+ffffffff82ac6000 r iceland_ih_ip_funcs
+ffffffff82ac60a0 R iceland_ih_ip_block
+ffffffff82ac60b8 r iceland_ih_funcs
+ffffffff82ac7000 r ih_v6_0_ip_funcs
+ffffffff82ac70a0 R ih_v6_0_ip_block
+ffffffff82ac70b8 r ih_v6_0_funcs
+ffffffff82ac70d8 r ih_v6_0_self_irq_funcs
+ffffffff82ac8000 R gfx_v11_0_imu_funcs
+ffffffff82ac8030 r imu_rlc_ram_golden_11
+ffffffff82ac8680 r imu_rlc_ram_golden_11_0_2
+ffffffff82ac9000 r imu_rlc_ram_golden_11_0_3
+ffffffff82aca000 r jpeg_v1_0_decode_ring_vm_funcs
+ffffffff82aca120 r jpeg_v1_0_irq_funcs
+ffffffff82acb000 r jpeg_v2_0_ip_funcs
+ffffffff82acb0a0 R jpeg_v2_0_ip_block
+ffffffff82acb0b8 r jpeg_v2_0_dec_ring_vm_funcs
+ffffffff82acb1d8 r jpeg_v2_0_irq_funcs
+ffffffff82acc000 r jpeg_v2_5_ip_funcs
+ffffffff82acc0a0 R jpeg_v2_5_ip_block
+ffffffff82acc0b8 r jpeg_v2_6_ip_funcs
+ffffffff82acc158 R jpeg_v2_6_ip_block
+ffffffff82acc170 R jpeg_v2_6_ras_hw_ops
+ffffffff82acc1b0 r jpeg_v2_5_dec_ring_vm_funcs
+ffffffff82acc2d0 r jpeg_v2_6_dec_ring_vm_funcs
+ffffffff82acc3f0 r jpeg_v2_5_irq_funcs
+ffffffff82acd000 r jpeg_v3_0_ip_funcs
+ffffffff82acd0a0 R jpeg_v3_0_ip_block
+ffffffff82acd0b8 r jpeg_v3_0_dec_ring_vm_funcs
+ffffffff82acd1d8 r jpeg_v3_0_irq_funcs
+ffffffff82ace000 r jpeg_v4_0_ip_funcs
+ffffffff82ace0a0 R jpeg_v4_0_ip_block
+ffffffff82ace0b8 r jpeg_v4_0_dec_ring_vm_funcs
+ffffffff82ace1d8 r jpeg_v4_0_irq_funcs
+ffffffff82acf000 R lsdma_v6_0_funcs
+ffffffff82ad0000 R mca_v3_0_mp0_hw_ops
+ffffffff82ad0040 R mca_v3_0_mp1_hw_ops
+ffffffff82ad0080 R mca_v3_0_mpio_hw_ops
+ffffffff82ad00c0 R mca_v3_0_funcs
+ffffffff82ad1000 r mes_v10_1_ip_funcs
+ffffffff82ad10a0 R mes_v10_1_ip_block
+ffffffff82ad10b8 r mes_v10_1_funcs
+ffffffff82ad10e8 r mes_v10_1_ring_funcs
+ffffffff82ad2000 r mes_v11_0_ip_funcs
+ffffffff82ad20a0 R mes_v11_0_ip_block
+ffffffff82ad20b8 r mes_v11_0_funcs
+ffffffff82ad20e8 r mes_v11_0_ring_funcs
+ffffffff82ad3000 R mmhub_v1_0_funcs
+ffffffff82ad3050 r mmhub_v1_0_edc_cnt_regs
+ffffffff82ad30c0 r mmhub_v1_0_ras_fields
+ffffffff82ad4000 R mmhub_v1_7_funcs
+ffffffff82ad4050 r mmhub_v1_7_edc_cnt_regs
+ffffffff82ad4250 r mmhub_v1_7_ras_fields
+ffffffff82ad59c0 r mmhub_v1_7_ea_err_status_regs
+ffffffff82ad6000 R mmhub_v2_0_funcs
+ffffffff82ad6050 r mmhub_v2_0_vmhub_funcs
+ffffffff82ad6060 r mmhub_client_ids_navi1x
+ffffffff82ad6190 r mmhub_client_ids_sienna_cichlid
+ffffffff82ad6450 r mmhub_client_ids_beige_goby
+ffffffff82ad7000 R mmhub_v2_3_funcs
+ffffffff82ad7050 r mmhub_v2_3_vmhub_funcs
+ffffffff82ad7060 r mmhub_client_ids_vangogh
+ffffffff82ad8000 R mmhub_v3_0_funcs
+ffffffff82ad8050 r mmhub_v3_0_vmhub_funcs
+ffffffff82ad8060 r mmhub_client_ids_v3_0_0
+ffffffff82ad9000 R mmhub_v3_0_1_funcs
+ffffffff82ad9050 r mmhub_v3_0_1_vmhub_funcs
+ffffffff82ad9060 r mmhub_client_ids_v3_0_1
+ffffffff82ada000 R mmhub_v3_0_2_funcs
+ffffffff82ada050 r mmhub_v3_0_2_vmhub_funcs
+ffffffff82ada060 r mmhub_client_ids_v3_0_2
+ffffffff82adb000 R mmhub_v9_4_ras_hw_ops
+ffffffff82adb040 R mmhub_v9_4_funcs
+ffffffff82adb090 r mmhub_v9_4_edc_cnt_regs
+ffffffff82adb330 r mmhub_v9_4_ras_fields
+ffffffff82add3b0 r mmhub_v9_4_err_status_regs
+ffffffff82ade000 r xgpu_ai_mailbox_ack_irq_funcs
+ffffffff82ade010 r xgpu_ai_mailbox_rcv_irq_funcs
+ffffffff82ade020 R xgpu_ai_virt_ops
+ffffffff82adf000 r xgpu_nv_mailbox_ack_irq_funcs
+ffffffff82adf010 r xgpu_nv_mailbox_rcv_irq_funcs
+ffffffff82adf020 R xgpu_nv_virt_ops
+ffffffff82ae0000 r xgpu_fiji_mgcg_cgcg_init
+ffffffff82ae0240 r xgpu_fiji_golden_settings_a10
+ffffffff82ae0370 r xgpu_fiji_golden_common_all
+ffffffff82ae03f0 r xgpu_tonga_mgcg_cgcg_init
+ffffffff82ae0810 r xgpu_tonga_golden_settings_a11
+ffffffff82ae09d0 r xgpu_tonga_golden_common_all
+ffffffff82ae0a28 r xgpu_vi_mailbox_ack_irq_funcs
+ffffffff82ae0a38 r xgpu_vi_mailbox_rcv_irq_funcs
+ffffffff82ae0a48 R xgpu_vi_virt_ops
+ffffffff82ae1000 r navi10_ih_ip_funcs
+ffffffff82ae10a0 R navi10_ih_ip_block
+ffffffff82ae10b8 r navi10_ih_funcs
+ffffffff82ae10d8 r navi10_ih_self_irq_funcs
+ffffffff82ae2000 R nbio_v2_3_hdp_flush_reg
+ffffffff82ae2048 R nbio_v2_3_funcs
+ffffffff82ae3000 R nbio_v4_3_hdp_flush_reg
+ffffffff82ae3048 R nbio_v4_3_funcs
+ffffffff82ae3130 R nbio_v4_3_sriov_funcs
+ffffffff82ae4000 R nbio_v6_1_hdp_flush_reg
+ffffffff82ae4048 R nbio_v6_1_funcs
+ffffffff82ae5000 R nbio_v7_0_hdp_flush_reg
+ffffffff82ae5048 R nbio_v7_0_funcs
+ffffffff82ae6000 R nbio_v7_2_hdp_flush_reg
+ffffffff82ae6048 R nbio_v7_2_funcs
+ffffffff82ae7000 R nbio_v7_4_hdp_flush_reg
+ffffffff82ae7048 R nbio_v7_4_ras_hw_ops
+ffffffff82ae7088 R nbio_v7_4_funcs
+ffffffff82ae7170 r nbio_v7_4_ras_controller_irq_funcs
+ffffffff82ae7180 r nbio_v7_4_ras_err_event_athub_irq_funcs
+ffffffff82ae8000 R nbio_v7_7_hdp_flush_reg
+ffffffff82ae8048 R nbio_v7_7_funcs
+ffffffff82ae9000 r nv_common_ip_funcs
+ffffffff82ae90a0 R nv_common_ip_block
+ffffffff82ae90b8 r nv_asic_funcs
+ffffffff82ae9170 r nv_allowed_read_registers
+ffffffff82ae92f0 r nv_video_codecs_encode
+ffffffff82ae9300 r sc_video_codecs_decode
+ffffffff82ae9310 r yc_video_codecs_decode
+ffffffff82ae9320 r bg_video_codecs_encode
+ffffffff82ae9330 r bg_video_codecs_decode
+ffffffff82ae9340 r nv_video_codecs_decode
+ffffffff82ae9350 r nv_video_codecs_encode_array
+ffffffff82ae9380 r sc_video_codecs_decode_array
+ffffffff82ae9420 r yc_video_codecs_decode_array
+ffffffff82ae9490 r bg_video_codecs_decode_array
+ffffffff82ae94d0 r nv_video_codecs_decode_array
+ffffffff82aea000 r psp_v10_0_funcs
+ffffffff82aeb000 r psp_v11_0_funcs
+ffffffff82aec000 r psp_v11_0_8_funcs
+ffffffff82aed000 r psp_v12_0_funcs
+ffffffff82aee000 r psp_v13_0_funcs
+ffffffff82aef000 r psp_v13_0_4_funcs
+ffffffff82af0000 r psp_v3_1_funcs
+ffffffff82af1000 r sdma_v2_4_ip_funcs
+ffffffff82af10a0 R sdma_v2_4_ip_block
+ffffffff82af10b8 r sdma_v2_4_ring_funcs
+ffffffff82af11d8 r sdma_v2_4_buffer_funcs
+ffffffff82af11f8 r sdma_v2_4_vm_pte_funcs
+ffffffff82af1218 r sdma_v2_4_trap_irq_funcs
+ffffffff82af1228 r sdma_v2_4_illegal_inst_irq_funcs
+ffffffff82af1240 r iceland_mgcg_cgcg_init
+ffffffff82af1260 r golden_settings_iceland_a11
+ffffffff82af2000 r sdma_v3_0_ip_funcs
+ffffffff82af20a0 R sdma_v3_0_ip_block
+ffffffff82af20b8 R sdma_v3_1_ip_block
+ffffffff82af20d0 r sdma_v3_0_ring_funcs
+ffffffff82af21f0 r sdma_v3_0_buffer_funcs
+ffffffff82af2210 r sdma_v3_0_vm_pte_funcs
+ffffffff82af2230 r sdma_v3_0_trap_irq_funcs
+ffffffff82af2240 r sdma_v3_0_illegal_inst_irq_funcs
+ffffffff82af2250 r fiji_mgcg_cgcg_init
+ffffffff82af2270 r golden_settings_fiji_a10
+ffffffff82af22d0 r tonga_mgcg_cgcg_init
+ffffffff82af22f0 r golden_settings_tonga_a11
+ffffffff82af2370 r golden_settings_polaris11_a11
+ffffffff82af23f0 r golden_settings_polaris10_a11
+ffffffff82af2470 r cz_mgcg_cgcg_init
+ffffffff82af2490 r cz_golden_settings_a11
+ffffffff82af2520 r stoney_mgcg_cgcg_init
+ffffffff82af2530 r stoney_golden_settings_a11
+ffffffff82af3000 R sdma_v4_0_ip_funcs
+ffffffff82af30a0 R sdma_v4_0_ras_hw_ops
+ffffffff82af30e0 R sdma_v4_0_ip_block
+ffffffff82af30f8 r sdma_v4_0_ring_funcs_2nd_mmhub
+ffffffff82af3218 r sdma_v4_0_ring_funcs
+ffffffff82af3338 r sdma_v4_0_page_ring_funcs_2nd_mmhub
+ffffffff82af3458 r sdma_v4_0_page_ring_funcs
+ffffffff82af3578 r sdma_v4_0_buffer_funcs
+ffffffff82af3598 r sdma_v4_0_vm_pte_funcs
+ffffffff82af35b8 r sdma_v4_0_trap_irq_funcs
+ffffffff82af35c8 r sdma_v4_0_illegal_inst_irq_funcs
+ffffffff82af35d8 r sdma_v4_0_ecc_irq_funcs
+ffffffff82af35e8 r sdma_v4_0_vm_hole_irq_funcs
+ffffffff82af35f8 r sdma_v4_0_doorbell_invalid_irq_funcs
+ffffffff82af3608 r sdma_v4_0_pool_timeout_irq_funcs
+ffffffff82af3618 r sdma_v4_0_srbm_write_irq_funcs
+ffffffff82af3630 r golden_settings_sdma_4
+ffffffff82af3890 r golden_settings_sdma_vg10
+ffffffff82af3940 r golden_settings_sdma_vg12
+ffffffff82af39f0 r golden_settings_sdma0_4_2_init
+ffffffff82af3a10 r golden_settings_sdma0_4_2
+ffffffff82af3ca0 r golden_settings_sdma1_4_2
+ffffffff82af3f30 r golden_settings_sdma_arct
+ffffffff82af4230 r golden_settings_sdma_aldebaran
+ffffffff82af43a0 r golden_settings_sdma_4_1
+ffffffff82af44b0 r golden_settings_sdma_rv2
+ffffffff82af44e0 r golden_settings_sdma_rv1
+ffffffff82af4510 r golden_settings_sdma_4_3
+ffffffff82af4600 r sdma_v4_0_ras_fields
+ffffffff82af5000 R sdma_v4_4_ras_hw_ops
+ffffffff82af5040 r sdma_v4_4_ras_fields
+ffffffff82af6000 R sdma_v5_0_ip_funcs
+ffffffff82af60a0 R sdma_v5_0_ip_block
+ffffffff82af60b8 r sdma_v5_0_ring_funcs
+ffffffff82af61d8 r sdma_v5_0_buffer_funcs
+ffffffff82af61f8 r sdma_v5_0_vm_pte_funcs
+ffffffff82af6218 r sdma_v5_0_trap_irq_funcs
+ffffffff82af6228 r sdma_v5_0_illegal_inst_irq_funcs
+ffffffff82af6240 r golden_settings_sdma_5
+ffffffff82af6480 r golden_settings_sdma_nv10
+ffffffff82af64b0 r golden_settings_sdma_nv14
+ffffffff82af64e0 r golden_settings_sdma_5_sriov
+ffffffff82af66c0 r golden_settings_sdma_nv12
+ffffffff82af6750 r golden_settings_sdma_cyan_skillfish
+ffffffff82af7000 R sdma_v5_2_ip_funcs
+ffffffff82af70a0 R sdma_v5_2_ip_block
+ffffffff82af70b8 r sdma_v5_2_ring_funcs
+ffffffff82af71d8 r sdma_v5_2_buffer_funcs
+ffffffff82af71f8 r sdma_v5_2_vm_pte_funcs
+ffffffff82af7218 r sdma_v5_2_trap_irq_funcs
+ffffffff82af7228 r sdma_v5_2_illegal_inst_irq_funcs
+ffffffff82af8000 R sdma_v6_0_ip_funcs
+ffffffff82af80a0 R sdma_v6_0_ip_block
+ffffffff82af80b8 r sdma_v6_0_ring_funcs
+ffffffff82af81d8 r sdma_v6_0_buffer_funcs
+ffffffff82af81f8 r sdma_v6_0_vm_pte_funcs
+ffffffff82af8218 r sdma_v6_0_trap_irq_funcs
+ffffffff82af8228 r sdma_v6_0_illegal_inst_irq_funcs
+ffffffff82af9000 r smu_v11_0_i2c_algo
+ffffffff82af9010 r smu_v11_0_i2c_i2c_lock_ops
+ffffffff82af9028 r smu_v11_0_i2c_control_quirks
+ffffffff82afa000 R smuio_v11_0_funcs
+ffffffff82afb000 R smuio_v11_0_6_funcs
+ffffffff82afc000 R smuio_v13_0_funcs
+ffffffff82afd000 R smuio_v13_0_6_funcs
+ffffffff82afe000 R smuio_v9_0_funcs
+ffffffff82aff000 r soc15_common_ip_funcs
+ffffffff82aff0a0 R vega10_common_ip_block
+ffffffff82aff0b8 r soc15_asic_funcs
+ffffffff82aff170 r vega20_asic_funcs
+ffffffff82aff230 r soc15_allowed_read_registers
+ffffffff82aff3c0 r vega_video_codecs_encode
+ffffffff82aff3d0 r vega_video_codecs_decode
+ffffffff82aff3e0 r rv_video_codecs_decode
+ffffffff82aff3f0 r rn_video_codecs_decode
+ffffffff82aff400 r vega_video_codecs_encode_array
+ffffffff82aff430 r vega_video_codecs_decode_array
+ffffffff82aff4b0 r rv_video_codecs_decode_array
+ffffffff82aff540 r rn_video_codecs_decode_array
+ffffffff82b00000 r soc21_common_ip_funcs
+ffffffff82b000a0 R soc21_common_ip_block
+ffffffff82b000b8 r soc21_asic_funcs
+ffffffff82b00170 r soc21_allowed_read_registers
+ffffffff82b002f0 r vcn_4_0_0_video_codecs_encode_vcn1
+ffffffff82b00300 r vcn_4_0_0_video_codecs_decode_vcn1
+ffffffff82b00310 r vcn_4_0_0_video_codecs_encode_vcn0
+ffffffff82b00320 r vcn_4_0_0_video_codecs_decode_vcn0
+ffffffff82b00330 r vcn_4_0_0_video_codecs_encode_array_vcn1
+ffffffff82b00360 r vcn_4_0_0_video_codecs_decode_array_vcn1
+ffffffff82b003b0 r vcn_4_0_0_video_codecs_encode_array_vcn0
+ffffffff82b003e0 r vcn_4_0_0_video_codecs_decode_array_vcn0
+ffffffff82b01000 r tonga_ih_ip_funcs
+ffffffff82b010a0 R tonga_ih_ip_block
+ffffffff82b010b8 r tonga_ih_funcs
+ffffffff82b02000 R umc_v6_0_funcs
+ffffffff82b03000 R umc_v6_1_channel_idx_tbl
+ffffffff82b03080 R umc_v6_1_ras_hw_ops
+ffffffff82b04000 R umc_v6_7_channel_idx_tbl_second
+ffffffff82b04080 R umc_v6_7_channel_idx_tbl_first
+ffffffff82b04100 R umc_v6_7_ras_hw_ops
+ffffffff82b05000 R umc_v8_10_channelnum_map_colbit_table
+ffffffff82b05040 R umc_v8_10_channel_idx_tbl
+ffffffff82b050a0 R umc_v8_10_ras_hw_ops
+ffffffff82b06000 R umc_v8_7_channel_idx_tbl
+ffffffff82b06040 R umc_v8_7_ras_hw_ops
+ffffffff82b07000 r uvd_v5_0_ip_funcs
+ffffffff82b070a0 R uvd_v5_0_ip_block
+ffffffff82b070b8 r uvd_v5_0_ring_funcs
+ffffffff82b071d8 r uvd_v5_0_irq_funcs
+ffffffff82b08000 r uvd_v6_0_ip_funcs
+ffffffff82b080a0 R uvd_v6_0_ip_block
+ffffffff82b080b8 R uvd_v6_2_ip_block
+ffffffff82b080d0 R uvd_v6_3_ip_block
+ffffffff82b080e8 r uvd_v6_0_ring_vm_funcs
+ffffffff82b08208 r uvd_v6_0_ring_phys_funcs
+ffffffff82b08328 r uvd_v6_0_enc_ring_vm_funcs
+ffffffff82b08448 r uvd_v6_0_irq_funcs
+ffffffff82b09000 R uvd_v7_0_ip_funcs
+ffffffff82b090a0 R uvd_v7_0_ip_block
+ffffffff82b090b8 r uvd_v7_0_ring_vm_funcs
+ffffffff82b091d8 r uvd_v7_0_enc_ring_vm_funcs
+ffffffff82b092f8 r uvd_v7_0_irq_funcs
+ffffffff82b0a000 r vce_v3_0_ip_funcs
+ffffffff82b0a0a0 R vce_v3_0_ip_block
+ffffffff82b0a0b8 R vce_v3_1_ip_block
+ffffffff82b0a0d0 R vce_v3_4_ip_block
+ffffffff82b0a0e8 r vce_v3_0_ring_vm_funcs
+ffffffff82b0a208 r vce_v3_0_ring_phys_funcs
+ffffffff82b0a328 r vce_v3_0_irq_funcs
+ffffffff82b0b000 R vce_v4_0_ip_funcs
+ffffffff82b0b0a0 R vce_v4_0_ip_block
+ffffffff82b0b0b8 r vce_v4_0_ring_vm_funcs
+ffffffff82b0b1d8 r vce_v4_0_irq_funcs
+ffffffff82b0c000 r vcn_v1_0_ip_funcs
+ffffffff82b0c0a0 R vcn_v1_0_ip_block
+ffffffff82b0c0b8 r vcn_v1_0_dec_ring_vm_funcs
+ffffffff82b0c1d8 r vcn_v1_0_enc_ring_vm_funcs
+ffffffff82b0c2f8 r vcn_v1_0_irq_funcs
+ffffffff82b0d000 r vcn_v2_0_ip_funcs
+ffffffff82b0d0a0 R vcn_v2_0_ip_block
+ffffffff82b0d0b8 r vcn_v2_0_dec_ring_vm_funcs
+ffffffff82b0d1d8 r vcn_v2_0_enc_ring_vm_funcs
+ffffffff82b0d2f8 r vcn_v2_0_irq_funcs
+ffffffff82b0e000 r vcn_v2_5_ip_funcs
+ffffffff82b0e0a0 R vcn_v2_5_ip_block
+ffffffff82b0e0b8 r vcn_v2_6_ip_funcs
+ffffffff82b0e158 R vcn_v2_6_ip_block
+ffffffff82b0e170 R vcn_v2_6_ras_hw_ops
+ffffffff82b0e1b0 r vcn_v2_5_dec_ring_vm_funcs
+ffffffff82b0e2d0 r vcn_v2_6_dec_ring_vm_funcs
+ffffffff82b0e3f0 r vcn_v2_5_enc_ring_vm_funcs
+ffffffff82b0e510 r vcn_v2_6_enc_ring_vm_funcs
+ffffffff82b0e630 r vcn_v2_5_irq_funcs
+ffffffff82b0f000 r vcn_v3_0_ip_funcs
+ffffffff82b0f0a0 R vcn_v3_0_ip_block
+ffffffff82b0f0b8 r vcn_v3_0_dec_ring_vm_funcs
+ffffffff82b0f1d8 r vcn_v3_0_enc_ring_vm_funcs
+ffffffff82b0f2f8 r vcn_v3_0_irq_funcs
+ffffffff82b10000 r vcn_v4_0_ip_funcs
+ffffffff82b100a0 R vcn_v4_0_ip_block
+ffffffff82b100b8 r vcn_v4_0_unified_ring_vm_funcs
+ffffffff82b101d8 r vcn_v4_0_irq_funcs
+ffffffff82b11000 R vega10_ih_ip_funcs
+ffffffff82b110a0 R vega10_ih_ip_block
+ffffffff82b110b8 r vega10_ih_funcs
+ffffffff82b110d8 r vega10_ih_self_irq_funcs
+ffffffff82b12000 r GC_BASE
+ffffffff82b12064 r HDP_BASE
+ffffffff82b120c8 r MMHUB_BASE
+ffffffff82b1212c r ATHUB_BASE
+ffffffff82b12190 r NBIO_BASE
+ffffffff82b121f4 r MP0_BASE
+ffffffff82b12258 r MP1_BASE
+ffffffff82b122bc r VCE_BASE
+ffffffff82b12320 r VCN_BASE
+ffffffff82b12384 r DF_BASE
+ffffffff82b123e8 r DCE_BASE
+ffffffff82b1244c r OSSSYS_BASE
+ffffffff82b124b0 r SDMA0_BASE
+ffffffff82b12514 r SDMA1_BASE
+ffffffff82b12578 r SMUIO_BASE
+ffffffff82b125dc r PWR_BASE
+ffffffff82b12640 r NBIF_BASE
+ffffffff82b126a4 r THM_BASE
+ffffffff82b12708 r CLK_BASE
+ffffffff82b13000 R vega20_ih_ip_funcs
+ffffffff82b130a0 R vega20_ih_ip_block
+ffffffff82b130b8 r vega20_ih_funcs
+ffffffff82b130d8 r vega20_ih_self_irq_funcs
+ffffffff82b14000 r GC_BASE
+ffffffff82b14090 r HDP_BASE
+ffffffff82b14120 r MMHUB_BASE
+ffffffff82b141b0 r ATHUB_BASE
+ffffffff82b14240 r NBIO_BASE
+ffffffff82b142d0 r MP0_BASE
+ffffffff82b14360 r MP1_BASE
+ffffffff82b143f0 r UVD_BASE
+ffffffff82b14480 r VCE_BASE
+ffffffff82b14510 r DF_BASE
+ffffffff82b145a0 r DCE_BASE
+ffffffff82b14630 r OSSSYS_BASE
+ffffffff82b146c0 r SDMA0_BASE
+ffffffff82b14750 r SDMA1_BASE
+ffffffff82b147e0 r SMUIO_BASE
+ffffffff82b14870 r THM_BASE
+ffffffff82b14900 r CLK_BASE
+ffffffff82b14990 r UMC_BASE
+ffffffff82b14a20 r RSMU_BASE
+ffffffff82b15000 r vi_common_ip_block
+ffffffff82b15018 r vi_common_ip_funcs
+ffffffff82b150b8 r vi_asic_funcs
+ffffffff82b15170 r vi_allowed_read_registers
+ffffffff82b153d0 r topaz_video_codecs_encode
+ffffffff82b153e0 r topaz_video_codecs_decode
+ffffffff82b153f0 r tonga_video_codecs_encode
+ffffffff82b15400 r tonga_video_codecs_decode
+ffffffff82b15410 r polaris_video_codecs_encode
+ffffffff82b15420 r cz_video_codecs_decode
+ffffffff82b15430 r tonga_video_codecs_encode_array
+ffffffff82b15450 r tonga_video_codecs_decode_array
+ffffffff82b154a0 r polaris_video_codecs_encode_array
+ffffffff82b154d0 r cz_video_codecs_decode_array
+ffffffff82b15550 r iceland_mgcg_cgcg_init
+ffffffff82b15590 r fiji_mgcg_cgcg_init
+ffffffff82b155f0 r tonga_mgcg_cgcg_init
+ffffffff82b15650 r cz_mgcg_cgcg_init
+ffffffff82b15690 r stoney_mgcg_cgcg_init
+ffffffff82b16000 r amdgpu_dm_funcs
+ffffffff82b160a0 R dm_ip_block
+ffffffff82b160b8 R amdgpu_dm_encoder_helper_funcs
+ffffffff82b16120 r dm_display_funcs
+ffffffff82b16180 r hpd_disconnect_quirk_table
+ffffffff82b16ef0 r amdgpu_dm_mode_funcs
+ffffffff82b16f38 r amdgpu_dm_encoder_funcs
+ffffffff82b16f58 r amdgpu_dm_connector_funcs
+ffffffff82b16fd0 r amdgpu_dm_connector_helper_funcs
+ffffffff82b17020 r amdgpu_dm_i2c_algo
+ffffffff82b171f0 r add_fs_modes.common_rates
+ffffffff82b17220 r amdgpu_dm_backlight_ops
+ffffffff82b18000 r amdgpu_dm_crtc_funcs
+ffffffff82b180c0 r amdgpu_dm_crtc_helper_funcs
+ffffffff82b19000 r dm_dtn_log_begin.msg
+ffffffff82b1900d r dm_dtn_log_end.msg
+ffffffff82b19018 r SYNAPTICS_DEVICE_ID
+ffffffff82b1a000 r dm_crtc_irq_funcs
+ffffffff82b1a010 r dm_vline0_irq_funcs
+ffffffff82b1a020 r dm_dmub_outbox_irq_funcs
+ffffffff82b1a030 r dm_vupdate_irq_funcs
+ffffffff82b1a040 r dm_dmub_trace_irq_funcs
+ffffffff82b1a050 r dm_pageflip_irq_funcs
+ffffffff82b1a060 r dm_hpd_irq_funcs
+ffffffff82b1b000 r amdgpu_dm_encoder_funcs
+ffffffff82b1b020 r dm_mst_cbs
+ffffffff82b1b030 r dm_dp_mst_connector_funcs
+ffffffff82b1b0a8 r dm_dp_mst_connector_helper_funcs
+ffffffff82b1c000 r dm_plane_funcs
+ffffffff82b1c068 r dm_plane_helper_funcs
 ffffffff82b1e000 r vbios_funcs
-ffffffff82b23000 r command_table_helper_funcs
+ffffffff82b1f000 r vbios_funcs
 ffffffff82b24000 r command_table_helper_funcs
 ffffffff82b25000 r command_table_helper_funcs
 ffffffff82b26000 r command_table_helper_funcs
-ffffffff82b27000 r dce80_max_clks_by_state
-ffffffff82b27028 r disp_clk_regs
-ffffffff82b2707c r disp_clk_shift
-ffffffff82b27088 r disp_clk_mask
-ffffffff82b28000 r dce110_max_clks_by_state
+ffffffff82b27000 r command_table_helper_funcs
+ffffffff82b28000 r dce80_max_clks_by_state
 ffffffff82b28028 r disp_clk_regs
 ffffffff82b2807c r disp_clk_shift
 ffffffff82b28088 r disp_clk_mask
-ffffffff82b29000 r dce112_max_clks_by_state
+ffffffff82b29000 r dce110_max_clks_by_state
 ffffffff82b29028 r disp_clk_regs
 ffffffff82b2907c r disp_clk_shift
 ffffffff82b29088 r disp_clk_mask
-ffffffff82b2a000 r dce120_max_clks_by_state
-ffffffff82b2b000 r clk_mgr_regs
-ffffffff82b2b054 r clk_mgr_shift
-ffffffff82b2b060 r clk_mgr_mask
+ffffffff82b2a000 r dce112_max_clks_by_state
+ffffffff82b2a028 r disp_clk_regs
+ffffffff82b2a07c r disp_clk_shift
+ffffffff82b2a088 r disp_clk_mask
+ffffffff82b2b000 r dce120_max_clks_by_state
 ffffffff82b2c000 r clk_mgr_regs
 ffffffff82b2c054 r clk_mgr_shift
 ffffffff82b2c060 r clk_mgr_mask
 ffffffff82b2d000 r clk_mgr_regs
 ffffffff82b2d054 r clk_mgr_shift
 ffffffff82b2d060 r clk_mgr_mask
-ffffffff82b2e000 r lpddr5_wm_table
-ffffffff82b2e0c0 r ddr5_wm_table
+ffffffff82b2e000 r clk_mgr_regs
+ffffffff82b2e054 r clk_mgr_shift
+ffffffff82b2e060 r clk_mgr_mask
 ffffffff82b2f000 r lpddr5_wm_table
 ffffffff82b2f0c0 r ddr5_wm_table
 ffffffff82b30000 r lpddr5_wm_table
 ffffffff82b300c0 r ddr5_wm_table
 ffffffff82b31000 r lpddr5_wm_table
-ffffffff82b310c0 r ddr4_wm_table
-ffffffff82b32000 r clk_mgr_regs_dcn321
-ffffffff82b32054 r clk_mgr_shift_dcn321
-ffffffff82b32060 r clk_mgr_mask_dcn321
-ffffffff82b32084 r clk_mgr_regs_dcn32
-ffffffff82b320d8 r clk_mgr_shift_dcn32
-ffffffff82b320e4 r clk_mgr_mask_dcn32
-ffffffff82b33000 r DC_BUILD_ID
-ffffffff82b35000 r output_csc_matrix
-ffffffff82b350e0 r black_color_format
-ffffffff82b36000 r DP_SINK_BRANCH_DEV_NAME_7580
-ffffffff82b37000 r DP_VGA_DONGLE_BRANCH_DEV_NAME
-ffffffff82b37006 r DP_DVI_CONVERTER_ID_4
-ffffffff82b3700d r DP_DVI_CONVERTER_ID_5
-ffffffff82b38000 r DP_VGA_LVDS_CONVERTER_ID_2
-ffffffff82b38007 r DP_VGA_LVDS_CONVERTER_ID_3
-ffffffff82b38010 r dp_lt_fallbacks
-ffffffff82b39000 r mandatory_dpcd_partitions
-ffffffff82b3b000 r dce_funcs
-ffffffff82b3c000 r funcs
-ffffffff82b3d000 R video_optimized_pixel_rates
-ffffffff82b3d1b0 r dce110_clk_src_funcs
-ffffffff82b3d1d8 r dce112_clk_src_funcs
-ffffffff82b3d200 r dcn20_clk_src_funcs
-ffffffff82b3d228 r dcn3_clk_src_funcs
-ffffffff82b3d250 r dcn31_clk_src_funcs
-ffffffff82b3e000 r dce_funcs
-ffffffff82b3e068 r dcn10_funcs
-ffffffff82b3e0d0 r dcn20_funcs
-ffffffff82b3e138 r dcn21_funcs
-ffffffff82b3f000 r dce_ipp_funcs
-ffffffff82b40000 r dce110_lnk_enc_funcs
-ffffffff82b41000 r dce_mi_funcs
-ffffffff82b41090 r dce112_mi_funcs
-ffffffff82b41120 r dce120_mi_funcs
-ffffffff82b411b0 r pte_settings
-ffffffff82b42000 r funcs
-ffffffff82b43000 r dce_link_panel_cntl_funcs
-ffffffff82b44000 r filter_3tap_16p_upscale
-ffffffff82b44040 r filter_3tap_16p_116
-ffffffff82b44080 r filter_3tap_16p_149
-ffffffff82b440c0 r filter_3tap_16p_183
-ffffffff82b44100 r filter_3tap_64p_upscale
-ffffffff82b441d0 r filter_3tap_64p_116
-ffffffff82b442a0 r filter_3tap_64p_149
-ffffffff82b44370 r filter_3tap_64p_183
-ffffffff82b44440 r filter_4tap_16p_upscale
-ffffffff82b44490 r filter_4tap_16p_116
-ffffffff82b444e0 r filter_4tap_16p_149
-ffffffff82b44530 r filter_4tap_16p_183
-ffffffff82b44580 r filter_4tap_64p_upscale
-ffffffff82b44690 r filter_4tap_64p_116
-ffffffff82b447a0 r filter_4tap_64p_149
-ffffffff82b448b0 r filter_4tap_64p_183
-ffffffff82b449c0 r filter_5tap_64p_upscale
-ffffffff82b44b10 r filter_5tap_64p_116
-ffffffff82b44c60 r filter_5tap_64p_149
-ffffffff82b44db0 r filter_5tap_64p_183
-ffffffff82b44f00 r filter_6tap_64p_upscale
-ffffffff82b45090 r filter_6tap_64p_116
-ffffffff82b45220 r filter_6tap_64p_149
-ffffffff82b453b0 r filter_6tap_64p_183
-ffffffff82b45540 r filter_7tap_64p_upscale
-ffffffff82b45710 r filter_7tap_64p_116
-ffffffff82b458e0 r filter_7tap_64p_149
-ffffffff82b45ab0 r filter_7tap_64p_183
-ffffffff82b45c80 r filter_8tap_64p_upscale
-ffffffff82b45e90 r filter_8tap_64p_116
-ffffffff82b460a0 r filter_8tap_64p_149
-ffffffff82b462b0 r filter_8tap_64p_183
-ffffffff82b464c0 r filter_2tap_16p
-ffffffff82b464f0 r filter_2tap_64p
-ffffffff82b47000 r audio_clock_info_table_48bpc
-ffffffff82b47190 r audio_clock_info_table_36bpc
-ffffffff82b47320 r audio_clock_info_table
-ffffffff82b474e0 r dce110_str_enc_funcs
-ffffffff82b48000 r global_color_matrix
-ffffffff82b480a8 r dce_transform_funcs
-ffffffff82b49000 r abm_funcs
-ffffffff82b4a000 r psr_funcs
-ffffffff82b4a040 r DP_SINK_DEVICE_STR_ID_1
-ffffffff82b4a045 r DP_SINK_DEVICE_STR_ID_2
-ffffffff82b4b000 r reg_offsets
-ffffffff82b4c000 r bios_regs
-ffffffff82b4c008 r res_cap
-ffffffff82b4c050 r clk_src_regs
-ffffffff82b4c14c r dmcu_regs
-ffffffff82b4c1a8 r dmcu_shift
-ffffffff82b4c1bc r dmcu_mask
-ffffffff82b4c208 r abm_regs
-ffffffff82b4c248 r abm_shift
-ffffffff82b4c25c r abm_mask
-ffffffff82b4c2b0 r dce100_tg_offsets
-ffffffff82b4c2f8 r plane_cap
-ffffffff82b4c328 r res_create_funcs
-ffffffff82b4c358 r dce100_res_pool_funcs
-ffffffff82b4c440 r panel_cntl_regs
-ffffffff82b4c460 r panel_cntl_shift
-ffffffff82b4c470 r panel_cntl_mask
-ffffffff82b4c4b0 r link_enc_regs
-ffffffff82b4c870 r link_enc_aux_regs
-ffffffff82b4c8c0 r link_enc_hpd_regs
-ffffffff82b4c8d8 r link_enc_feature
-ffffffff82b4c8e8 r cs_shift
-ffffffff82b4c8f4 r cs_mask
-ffffffff82b4c920 r mi_regs
-ffffffff82b4cc38 r mi_shifts
-ffffffff82b4cc80 r mi_masks
-ffffffff82b4cda0 r ipp_regs
-ffffffff82b4cf98 r ipp_shift
-ffffffff82b4cfc0 r ipp_mask
-ffffffff82b4d060 r xfm_regs
-ffffffff82b4d600 r xfm_shift
-ffffffff82b4d660 r xfm_mask
-ffffffff82b4d7e0 r opp_regs
-ffffffff82b4d930 r opp_shift
-ffffffff82b4d95c r opp_mask
-ffffffff82b4da10 r aux_engine_regs
-ffffffff82b4db00 r aux_mask
-ffffffff82b4db60 r aux_shift
-ffffffff82b4db80 r i2c_hw_regs
-ffffffff82b4dcd0 r i2c_shifts
-ffffffff82b4dcfc r i2c_masks
-ffffffff82b4dda0 r audio_regs
-ffffffff82b4ded4 r audio_shift
-ffffffff82b4deec r audio_mask
-ffffffff82b4df30 r stream_enc_regs
-ffffffff82b4e5dc r se_shift
-ffffffff82b4e660 r se_mask
-ffffffff82b4e864 r hwseq_reg
-ffffffff82b4ea80 r hwseq_shift
-ffffffff82b4eb00 r hwseq_mask
-ffffffff82b4f000 r reg_offsets
-ffffffff82b4f018 r dce110_compressor_funcs
-ffffffff82b50000 r dce110_funcs
-ffffffff82b502c0 r dce110_private_funcs
-ffffffff82b51000 r dce110_mem_input_v_funcs
-ffffffff82b51090 r dvmm_Hw_Setting_1DTiling
-ffffffff82b51120 r dvmm_Hw_Setting_2DTiling
-ffffffff82b511b0 r dvmm_Hw_Setting_Linear
-ffffffff82b52000 r global_color_matrix
-ffffffff82b520b0 r input_csc_matrix
-ffffffff82b53000 r funcs
-ffffffff82b54000 r bios_regs
-ffffffff82b54008 r dce110_res_pool_funcs
-ffffffff82b540f0 r clk_src_regs
-ffffffff82b541ec r dmcu_regs
-ffffffff82b54248 r dmcu_shift
-ffffffff82b5425c r dmcu_mask
-ffffffff82b542a8 r abm_regs
-ffffffff82b542e8 r abm_shift
-ffffffff82b542fc r abm_mask
-ffffffff82b54350 r dce110_tg_offsets
-ffffffff82b54398 r res_create_funcs
-ffffffff82b543c8 r plane_cap
-ffffffff82b543f4 r underlay_plane_cap
-ffffffff82b54420 r stoney_resource_cap
-ffffffff82b5445c r carrizo_resource_cap
-ffffffff82b544a0 r panel_cntl_regs
-ffffffff82b544c0 r panel_cntl_shift
-ffffffff82b544d0 r panel_cntl_mask
-ffffffff82b54510 r link_enc_regs
-ffffffff82b548d0 r link_enc_aux_regs
-ffffffff82b54920 r link_enc_hpd_regs
-ffffffff82b54938 r link_enc_feature
-ffffffff82b54948 r cs_shift
-ffffffff82b54954 r cs_mask
-ffffffff82b54980 r mi_regs
-ffffffff82b54b0c r mi_shifts
-ffffffff82b54b54 r mi_masks
-ffffffff82b54c70 r ipp_regs
-ffffffff82b54d6c r ipp_shift
-ffffffff82b54d94 r ipp_mask
-ffffffff82b54e30 r xfm_regs
-ffffffff82b55100 r xfm_shift
-ffffffff82b55160 r xfm_mask
-ffffffff82b552e0 r opp_regs
-ffffffff82b55430 r opp_shift
-ffffffff82b5545c r opp_mask
-ffffffff82b55510 r aux_engine_regs
-ffffffff82b55600 r aux_mask
-ffffffff82b55660 r aux_shift
-ffffffff82b55680 r i2c_hw_regs
-ffffffff82b557d0 r i2c_shifts
-ffffffff82b557fc r i2c_masks
-ffffffff82b558a0 r audio_regs
-ffffffff82b559d4 r audio_shift
-ffffffff82b559ec r audio_mask
-ffffffff82b55a30 r stream_enc_regs
-ffffffff82b55d0c r se_shift
-ffffffff82b55d90 r se_mask
-ffffffff82b55f94 r hwseq_stoney_reg
-ffffffff82b561b0 r hwseq_cz_reg
-ffffffff82b563cc r hwseq_shift
-ffffffff82b5644c r hwseq_mask
-ffffffff82b57000 r dce110_tg_funcs
-ffffffff82b58000 r dce110_tg_v_funcs
-ffffffff82b59000 r dce110_xfmv_funcs
-ffffffff82b5a000 r reg_offsets
+ffffffff82b310c0 r ddr5_wm_table
+ffffffff82b32000 r lpddr5_wm_table
+ffffffff82b320c0 r ddr4_wm_table
+ffffffff82b33000 r clk_mgr_regs_dcn321
+ffffffff82b33054 r clk_mgr_shift_dcn321
+ffffffff82b33060 r clk_mgr_mask_dcn321
+ffffffff82b33084 r clk_mgr_regs_dcn32
+ffffffff82b330d8 r clk_mgr_shift_dcn32
+ffffffff82b330e4 r clk_mgr_mask_dcn32
+ffffffff82b34000 r DC_BUILD_ID
+ffffffff82b36000 r output_csc_matrix
+ffffffff82b360e0 r black_color_format
+ffffffff82b37000 r DP_SINK_BRANCH_DEV_NAME_7580
+ffffffff82b38000 r DP_VGA_DONGLE_BRANCH_DEV_NAME
+ffffffff82b38006 r DP_DVI_CONVERTER_ID_4
+ffffffff82b3800d r DP_DVI_CONVERTER_ID_5
+ffffffff82b39000 r DP_VGA_LVDS_CONVERTER_ID_2
+ffffffff82b39007 r DP_VGA_LVDS_CONVERTER_ID_3
+ffffffff82b39010 r dp_lt_fallbacks
+ffffffff82b3a000 r mandatory_dpcd_partitions
+ffffffff82b3c000 r dce_funcs
+ffffffff82b3d000 r funcs
+ffffffff82b3e000 R video_optimized_pixel_rates
+ffffffff82b3e1b0 r dce110_clk_src_funcs
+ffffffff82b3e1d8 r dce112_clk_src_funcs
+ffffffff82b3e200 r dcn20_clk_src_funcs
+ffffffff82b3e228 r dcn3_clk_src_funcs
+ffffffff82b3e250 r dcn31_clk_src_funcs
+ffffffff82b3f000 r dce_funcs
+ffffffff82b3f068 r dcn10_funcs
+ffffffff82b3f0d0 r dcn20_funcs
+ffffffff82b3f138 r dcn21_funcs
+ffffffff82b40000 r dce_ipp_funcs
+ffffffff82b41000 r dce110_lnk_enc_funcs
+ffffffff82b42000 r dce_mi_funcs
+ffffffff82b42090 r dce112_mi_funcs
+ffffffff82b42120 r dce120_mi_funcs
+ffffffff82b421b0 r pte_settings
+ffffffff82b43000 r funcs
+ffffffff82b44000 r dce_link_panel_cntl_funcs
+ffffffff82b45000 r filter_3tap_16p_upscale
+ffffffff82b45040 r filter_3tap_16p_116
+ffffffff82b45080 r filter_3tap_16p_149
+ffffffff82b450c0 r filter_3tap_16p_183
+ffffffff82b45100 r filter_3tap_64p_upscale
+ffffffff82b451d0 r filter_3tap_64p_116
+ffffffff82b452a0 r filter_3tap_64p_149
+ffffffff82b45370 r filter_3tap_64p_183
+ffffffff82b45440 r filter_4tap_16p_upscale
+ffffffff82b45490 r filter_4tap_16p_116
+ffffffff82b454e0 r filter_4tap_16p_149
+ffffffff82b45530 r filter_4tap_16p_183
+ffffffff82b45580 r filter_4tap_64p_upscale
+ffffffff82b45690 r filter_4tap_64p_116
+ffffffff82b457a0 r filter_4tap_64p_149
+ffffffff82b458b0 r filter_4tap_64p_183
+ffffffff82b459c0 r filter_5tap_64p_upscale
+ffffffff82b45b10 r filter_5tap_64p_116
+ffffffff82b45c60 r filter_5tap_64p_149
+ffffffff82b45db0 r filter_5tap_64p_183
+ffffffff82b45f00 r filter_6tap_64p_upscale
+ffffffff82b46090 r filter_6tap_64p_116
+ffffffff82b46220 r filter_6tap_64p_149
+ffffffff82b463b0 r filter_6tap_64p_183
+ffffffff82b46540 r filter_7tap_64p_upscale
+ffffffff82b46710 r filter_7tap_64p_116
+ffffffff82b468e0 r filter_7tap_64p_149
+ffffffff82b46ab0 r filter_7tap_64p_183
+ffffffff82b46c80 r filter_8tap_64p_upscale
+ffffffff82b46e90 r filter_8tap_64p_116
+ffffffff82b470a0 r filter_8tap_64p_149
+ffffffff82b472b0 r filter_8tap_64p_183
+ffffffff82b474c0 r filter_2tap_16p
+ffffffff82b474f0 r filter_2tap_64p
+ffffffff82b48000 r audio_clock_info_table_48bpc
+ffffffff82b48190 r audio_clock_info_table_36bpc
+ffffffff82b48320 r audio_clock_info_table
+ffffffff82b484e0 r dce110_str_enc_funcs
+ffffffff82b49000 r global_color_matrix
+ffffffff82b490a8 r dce_transform_funcs
+ffffffff82b4a000 r abm_funcs
+ffffffff82b4b000 r psr_funcs
+ffffffff82b4b040 r DP_SINK_DEVICE_STR_ID_1
+ffffffff82b4b045 r DP_SINK_DEVICE_STR_ID_2
+ffffffff82b4c000 r reg_offsets
+ffffffff82b4d000 r bios_regs
+ffffffff82b4d008 r res_cap
+ffffffff82b4d050 r clk_src_regs
+ffffffff82b4d14c r dmcu_regs
+ffffffff82b4d1a8 r dmcu_shift
+ffffffff82b4d1bc r dmcu_mask
+ffffffff82b4d208 r abm_regs
+ffffffff82b4d248 r abm_shift
+ffffffff82b4d25c r abm_mask
+ffffffff82b4d2b0 r dce100_tg_offsets
+ffffffff82b4d2f8 r plane_cap
+ffffffff82b4d328 r res_create_funcs
+ffffffff82b4d358 r dce100_res_pool_funcs
+ffffffff82b4d440 r panel_cntl_regs
+ffffffff82b4d460 r panel_cntl_shift
+ffffffff82b4d470 r panel_cntl_mask
+ffffffff82b4d4b0 r link_enc_regs
+ffffffff82b4d870 r link_enc_aux_regs
+ffffffff82b4d8c0 r link_enc_hpd_regs
+ffffffff82b4d8d8 r link_enc_feature
+ffffffff82b4d8e8 r cs_shift
+ffffffff82b4d8f4 r cs_mask
+ffffffff82b4d920 r mi_regs
+ffffffff82b4dc38 r mi_shifts
+ffffffff82b4dc80 r mi_masks
+ffffffff82b4dda0 r ipp_regs
+ffffffff82b4df98 r ipp_shift
+ffffffff82b4dfc0 r ipp_mask
+ffffffff82b4e060 r xfm_regs
+ffffffff82b4e600 r xfm_shift
+ffffffff82b4e660 r xfm_mask
+ffffffff82b4e7e0 r opp_regs
+ffffffff82b4e930 r opp_shift
+ffffffff82b4e95c r opp_mask
+ffffffff82b4ea10 r aux_engine_regs
+ffffffff82b4eb00 r aux_mask
+ffffffff82b4eb60 r aux_shift
+ffffffff82b4eb80 r i2c_hw_regs
+ffffffff82b4ecd0 r i2c_shifts
+ffffffff82b4ecfc r i2c_masks
+ffffffff82b4eda0 r audio_regs
+ffffffff82b4eed4 r audio_shift
+ffffffff82b4eeec r audio_mask
+ffffffff82b4ef30 r stream_enc_regs
+ffffffff82b4f5dc r se_shift
+ffffffff82b4f660 r se_mask
+ffffffff82b4f864 r hwseq_reg
+ffffffff82b4fa80 r hwseq_shift
+ffffffff82b4fb00 r hwseq_mask
+ffffffff82b50000 r reg_offsets
+ffffffff82b50018 r dce110_compressor_funcs
+ffffffff82b51000 r dce110_funcs
+ffffffff82b512c0 r dce110_private_funcs
+ffffffff82b52000 r dce110_mem_input_v_funcs
+ffffffff82b52090 r dvmm_Hw_Setting_1DTiling
+ffffffff82b52120 r dvmm_Hw_Setting_2DTiling
+ffffffff82b521b0 r dvmm_Hw_Setting_Linear
+ffffffff82b53000 r global_color_matrix
+ffffffff82b530b0 r input_csc_matrix
+ffffffff82b54000 r funcs
+ffffffff82b55000 r bios_regs
+ffffffff82b55008 r dce110_res_pool_funcs
+ffffffff82b550f0 r clk_src_regs
+ffffffff82b551ec r dmcu_regs
+ffffffff82b55248 r dmcu_shift
+ffffffff82b5525c r dmcu_mask
+ffffffff82b552a8 r abm_regs
+ffffffff82b552e8 r abm_shift
+ffffffff82b552fc r abm_mask
+ffffffff82b55350 r dce110_tg_offsets
+ffffffff82b55398 r res_create_funcs
+ffffffff82b553c8 r plane_cap
+ffffffff82b553f4 r underlay_plane_cap
+ffffffff82b55420 r stoney_resource_cap
+ffffffff82b5545c r carrizo_resource_cap
+ffffffff82b554a0 r panel_cntl_regs
+ffffffff82b554c0 r panel_cntl_shift
+ffffffff82b554d0 r panel_cntl_mask
+ffffffff82b55510 r link_enc_regs
+ffffffff82b558d0 r link_enc_aux_regs
+ffffffff82b55920 r link_enc_hpd_regs
+ffffffff82b55938 r link_enc_feature
+ffffffff82b55948 r cs_shift
+ffffffff82b55954 r cs_mask
+ffffffff82b55980 r mi_regs
+ffffffff82b55b0c r mi_shifts
+ffffffff82b55b54 r mi_masks
+ffffffff82b55c70 r ipp_regs
+ffffffff82b55d6c r ipp_shift
+ffffffff82b55d94 r ipp_mask
+ffffffff82b55e30 r xfm_regs
+ffffffff82b56100 r xfm_shift
+ffffffff82b56160 r xfm_mask
+ffffffff82b562e0 r opp_regs
+ffffffff82b56430 r opp_shift
+ffffffff82b5645c r opp_mask
+ffffffff82b56510 r aux_engine_regs
+ffffffff82b56600 r aux_mask
+ffffffff82b56660 r aux_shift
+ffffffff82b56680 r i2c_hw_regs
+ffffffff82b567d0 r i2c_shifts
+ffffffff82b567fc r i2c_masks
+ffffffff82b568a0 r audio_regs
+ffffffff82b569d4 r audio_shift
+ffffffff82b569ec r audio_mask
+ffffffff82b56a30 r stream_enc_regs
+ffffffff82b56d0c r se_shift
+ffffffff82b56d90 r se_mask
+ffffffff82b56f94 r hwseq_stoney_reg
+ffffffff82b571b0 r hwseq_cz_reg
+ffffffff82b573cc r hwseq_shift
+ffffffff82b5744c r hwseq_mask
+ffffffff82b58000 r dce110_tg_funcs
+ffffffff82b59000 r dce110_tg_v_funcs
+ffffffff82b5a000 r dce110_xfmv_funcs
 ffffffff82b5b000 r reg_offsets
-ffffffff82b5c000 r bios_regs
-ffffffff82b5c010 r clk_src_regs
-ffffffff82b5c208 r dmcu_regs
-ffffffff82b5c264 r dmcu_shift
-ffffffff82b5c278 r dmcu_mask
-ffffffff82b5c2c4 r abm_regs
-ffffffff82b5c304 r abm_shift
-ffffffff82b5c318 r abm_mask
-ffffffff82b5c360 r dce112_tg_offsets
-ffffffff82b5c3a8 r res_create_funcs
-ffffffff82b5c3d8 r plane_cap
-ffffffff82b5c404 r polaris_11_resource_cap
-ffffffff82b5c440 r polaris_10_resource_cap
-ffffffff82b5c480 r dce112_res_pool_funcs
-ffffffff82b5c560 r panel_cntl_regs
-ffffffff82b5c580 r panel_cntl_shift
-ffffffff82b5c590 r panel_cntl_mask
-ffffffff82b5c5d0 r link_enc_regs
-ffffffff82b5c990 r link_enc_aux_regs
-ffffffff82b5c9e0 r link_enc_hpd_regs
-ffffffff82b5c9f8 r link_enc_feature
-ffffffff82b5ca08 r cs_shift
-ffffffff82b5ca14 r cs_mask
-ffffffff82b5ca40 r mi_regs
-ffffffff82b5cd58 r mi_shifts
-ffffffff82b5cda0 r mi_masks
-ffffffff82b5cec0 r ipp_regs
-ffffffff82b5d0b8 r ipp_shift
-ffffffff82b5d0e0 r ipp_mask
-ffffffff82b5d180 r xfm_regs
-ffffffff82b5d720 r xfm_shift
-ffffffff82b5d780 r xfm_mask
-ffffffff82b5d900 r opp_regs
-ffffffff82b5da50 r opp_shift
-ffffffff82b5da7c r opp_mask
-ffffffff82b5db30 r aux_engine_regs
-ffffffff82b5dc20 r aux_mask
-ffffffff82b5dc80 r aux_shift
-ffffffff82b5dca0 r i2c_hw_regs
-ffffffff82b5ddf0 r i2c_shifts
-ffffffff82b5de1c r i2c_masks
-ffffffff82b5dec0 r audio_regs
-ffffffff82b5dfc8 r audio_shift
-ffffffff82b5dfe0 r audio_mask
-ffffffff82b5e020 r stream_enc_regs
-ffffffff82b5e5d8 r se_shift
-ffffffff82b5e65c r se_mask
-ffffffff82b5e860 r hwseq_reg
-ffffffff82b5ea7c r hwseq_shift
-ffffffff82b5eafc r hwseq_mask
-ffffffff82b5f000 r bios_regs
-ffffffff82b5f008 r res_cap
-ffffffff82b5f048 r dce120_res_pool_funcs
-ffffffff82b5f128 r debug_defaults
-ffffffff82b5f2a0 r clk_src_regs
-ffffffff82b5f498 r dmcu_regs
-ffffffff82b5f4f4 r dmcu_shift
-ffffffff82b5f508 r dmcu_mask
-ffffffff82b5f554 r abm_regs
-ffffffff82b5f594 r abm_shift
-ffffffff82b5f5a8 r abm_mask
-ffffffff82b5f5f0 r dce120_tg_offsets
-ffffffff82b5f638 r dce121_res_create_funcs
-ffffffff82b5f668 r res_create_funcs
-ffffffff82b5f698 r plane_cap
-ffffffff82b5f6d0 r panel_cntl_regs
-ffffffff82b5f6f0 r panel_cntl_shift
-ffffffff82b5f700 r panel_cntl_mask
-ffffffff82b5f740 r link_enc_regs
-ffffffff82b5fb00 r link_enc_aux_regs
-ffffffff82b5fb50 r link_enc_hpd_regs
-ffffffff82b5fb68 r link_enc_feature
-ffffffff82b5fb78 r cs_shift
-ffffffff82b5fb84 r cs_mask
-ffffffff82b5fbb0 r mi_regs
-ffffffff82b5fec8 r mi_shifts
-ffffffff82b5ff10 r mi_masks
-ffffffff82b60030 r ipp_regs
-ffffffff82b60228 r ipp_shift
-ffffffff82b60250 r ipp_mask
-ffffffff82b602f0 r xfm_regs
-ffffffff82b60890 r xfm_shift
-ffffffff82b608f0 r xfm_mask
-ffffffff82b60a70 r opp_regs
-ffffffff82b60bc0 r opp_shift
-ffffffff82b60bec r opp_mask
-ffffffff82b60ca0 r aux_engine_regs
-ffffffff82b60d90 r aux_mask
-ffffffff82b60df0 r aux_shift
-ffffffff82b60e10 r i2c_hw_regs
-ffffffff82b60f60 r i2c_shifts
-ffffffff82b60f8c r i2c_masks
-ffffffff82b61030 r audio_regs
-ffffffff82b61164 r audio_shift
-ffffffff82b6117c r audio_mask
-ffffffff82b611c0 r stream_enc_regs
-ffffffff82b61778 r se_shift
-ffffffff82b617fc r se_mask
-ffffffff82b61a00 r dce121_hwseq_reg
-ffffffff82b61c1c r dce121_hwseq_shift
-ffffffff82b61c9c r dce121_hwseq_mask
-ffffffff82b61e90 r hwseq_reg
-ffffffff82b620ac r hwseq_shift
-ffffffff82b6212c r hwseq_mask
-ffffffff82b63000 r dce120_tg_funcs
-ffffffff82b64000 r bios_regs
-ffffffff82b64008 r res_cap
-ffffffff82b64048 r dce80_res_pool_funcs
-ffffffff82b64130 r clk_src_regs
-ffffffff82b6422c r dmcu_regs
-ffffffff82b64288 r dmcu_shift
-ffffffff82b6429c r dmcu_mask
-ffffffff82b642e8 r abm_regs
-ffffffff82b64328 r abm_shift
-ffffffff82b6433c r abm_mask
-ffffffff82b64390 r dce80_tg_offsets
-ffffffff82b643d8 r plane_cap
-ffffffff82b64408 r res_create_funcs
-ffffffff82b64440 r panel_cntl_regs
-ffffffff82b64460 r panel_cntl_shift
-ffffffff82b64470 r panel_cntl_mask
-ffffffff82b644b0 r link_enc_regs
-ffffffff82b64870 r link_enc_aux_regs
-ffffffff82b648c0 r link_enc_hpd_regs
-ffffffff82b648d8 r link_enc_feature
-ffffffff82b648e8 r cs_shift
-ffffffff82b648f4 r cs_mask
-ffffffff82b64920 r mi_regs
-ffffffff82b64c38 r mi_shifts
-ffffffff82b64c80 r mi_masks
-ffffffff82b64da0 r ipp_regs
-ffffffff82b64f98 r ipp_shift
-ffffffff82b64fc0 r ipp_mask
-ffffffff82b65060 r xfm_regs
-ffffffff82b65600 r xfm_shift
-ffffffff82b65660 r xfm_mask
-ffffffff82b657e0 r opp_regs
-ffffffff82b65930 r opp_shift
-ffffffff82b6595c r opp_mask
-ffffffff82b65a10 r aux_engine_regs
-ffffffff82b65b00 r aux_mask
-ffffffff82b65b60 r aux_shift
-ffffffff82b65b80 r i2c_hw_regs
-ffffffff82b65cd0 r i2c_shifts
-ffffffff82b65cfc r i2c_masks
-ffffffff82b65da0 r audio_regs
-ffffffff82b65ed4 r audio_shift
-ffffffff82b65eec r audio_mask
-ffffffff82b65f30 r stream_enc_regs
-ffffffff82b665dc r se_shift
-ffffffff82b66660 r se_mask
-ffffffff82b66864 r hwseq_reg
-ffffffff82b66a80 r hwseq_shift
-ffffffff82b66b00 r hwseq_mask
-ffffffff82b66cf4 r res_cap_81
-ffffffff82b66d30 r res_cap_83
-ffffffff82b67000 r reg_offsets
-ffffffff82b67048 r dce80_tg_funcs
-ffffffff82b68000 r dcn10_dpp_funcs
-ffffffff82b69000 r dpp_input_csc_matrix
-ffffffff82b6b000 r hubbub1_funcs
-ffffffff82b6c000 r dcn10_hubp_funcs
-ffffffff82b6d000 r reduceSizeAndFraction.prime_numbers
-ffffffff82b6f000 r dcn10_funcs
-ffffffff82b6f2c0 r dcn10_private_funcs
-ffffffff82b70000 r dcn10_ipp_funcs
-ffffffff82b70048 r dcn20_ipp_funcs
-ffffffff82b71000 r dcn10_lnk_enc_funcs
-ffffffff82b72000 r dcn10_mpc_funcs
-ffffffff82b73000 r dcn10_opp_funcs
-ffffffff82b74000 r dcn10_tg_funcs
-ffffffff82b75000 r bios_regs
-ffffffff82b75008 r rv2_res_cap
-ffffffff82b75044 r res_cap
-ffffffff82b75080 r debug_defaults_drv
-ffffffff82b751f8 r debug_defaults_diags
-ffffffff82b75370 r clk_src_regs
-ffffffff82b754c0 r dmcu_regs
-ffffffff82b7551c r dmcu_shift
-ffffffff82b75530 r dmcu_mask
-ffffffff82b7557c r abm_regs
-ffffffff82b755bc r abm_shift
-ffffffff82b755d0 r abm_mask
-ffffffff82b75618 r res_create_funcs
-ffffffff82b75648 r res_create_maximus_funcs
-ffffffff82b75678 r plane_cap
-ffffffff82b756a8 r dcn10_res_pool_funcs
-ffffffff82b75790 r panel_cntl_regs
-ffffffff82b757b0 r panel_cntl_shift
-ffffffff82b757c0 r panel_cntl_mask
-ffffffff82b75800 r link_enc_regs
-ffffffff82b75d10 r link_enc_aux_regs
-ffffffff82b75d50 r link_enc_hpd_regs
-ffffffff82b75d60 r le_shift
-ffffffff82b75e50 r le_mask
-ffffffff82b76208 r link_enc_feature
-ffffffff82b76218 r cs_shift
-ffffffff82b76224 r cs_mask
-ffffffff82b76250 r hubp_regs
-ffffffff82b76900 r hubp_shift
-ffffffff82b769c4 r hubp_mask
-ffffffff82b76cd0 r ipp_regs
-ffffffff82b76db0 r ipp_shift
-ffffffff82b76dcc r ipp_mask
-ffffffff82b76e40 r tf_regs
-ffffffff82b77da0 r tf_shift
-ffffffff82b78008 r tf_mask
-ffffffff82b789a0 r opp_regs
-ffffffff82b78a70 r opp_shift
-ffffffff82b78a90 r opp_mask
-ffffffff82b78b10 r tg_regs
-ffffffff82b79010 r tg_shift
-ffffffff82b790d0 r tg_mask
-ffffffff82b793d0 r aux_engine_regs
-ffffffff82b794c0 r aux_mask
-ffffffff82b79520 r aux_shift
-ffffffff82b79540 r i2c_hw_regs
-ffffffff82b79690 r i2c_shifts
-ffffffff82b796bc r i2c_masks
-ffffffff82b79760 r mpc_regs
-ffffffff82b79880 r mpc_shift
-ffffffff82b79898 r mpc_mask
-ffffffff82b798f4 r hubbub_reg
-ffffffff82b79a68 r hubbub_shift
-ffffffff82b79af0 r hubbub_mask
-ffffffff82b79d10 r audio_regs
-ffffffff82b79dc0 r audio_shift
-ffffffff82b79dd8 r audio_mask
-ffffffff82b79e20 r stream_enc_regs
-ffffffff82b7a370 r se_shift
-ffffffff82b7a44c r se_mask
-ffffffff82b7a7b8 r hwseq_reg
-ffffffff82b7a9d4 r hwseq_shift
-ffffffff82b7aa54 r hwseq_mask
-ffffffff82b7b000 r audio_clock_info_table_48bpc
-ffffffff82b7b190 r audio_clock_info_table_36bpc
-ffffffff82b7b320 r audio_clock_info_table
-ffffffff82b7b4e0 r dcn10_str_enc_funcs
-ffffffff82b7c000 r dccg2_funcs
-ffffffff82b7e000 r dpp_input_csc_matrix
-ffffffff82b7f000 R dcn20_dsc_funcs
-ffffffff82b80000 R dcn20_dwbc_funcs
-ffffffff82b81000 r filter_12tap_16p_upscale
-ffffffff82b810e0 r filter_12tap_16p_117
-ffffffff82b811c0 r filter_12tap_16p_150
-ffffffff82b812a0 r filter_12tap_16p_183
-ffffffff82b81380 r filter_11tap_16p_upscale
-ffffffff82b81450 r filter_11tap_16p_117
-ffffffff82b81520 r filter_11tap_16p_150
-ffffffff82b815f0 r filter_11tap_16p_183
-ffffffff82b816c0 r filter_10tap_16p_upscale
-ffffffff82b81780 r filter_10tap_16p_117
-ffffffff82b81840 r filter_10tap_16p_150
-ffffffff82b81900 r filter_10tap_16p_183
-ffffffff82b819c0 r filter_9tap_16p_upscale
-ffffffff82b81a70 r filter_9tap_16p_117
-ffffffff82b81b20 r filter_9tap_16p_150
-ffffffff82b81bd0 r filter_9tap_16p_183
-ffffffff82b81c80 r filter_8tap_16p_upscale
-ffffffff82b81d10 r filter_8tap_16p_117
-ffffffff82b81da0 r filter_8tap_16p_150
-ffffffff82b81e30 r filter_8tap_16p_183
-ffffffff82b81ec0 r filter_7tap_16p_upscale
-ffffffff82b81f40 r filter_7tap_16p_117
-ffffffff82b81fc0 r filter_7tap_16p_150
-ffffffff82b82040 r filter_7tap_16p_183
-ffffffff82b820c0 r filter_6tap_16p_upscale
-ffffffff82b82130 r filter_6tap_16p_117
-ffffffff82b821a0 r filter_6tap_16p_150
-ffffffff82b82210 r filter_6tap_16p_183
-ffffffff82b82280 r filter_5tap_16p_upscale
-ffffffff82b822e0 r filter_5tap_16p_117
-ffffffff82b82340 r filter_5tap_16p_150
-ffffffff82b823a0 r filter_5tap_16p_183
-ffffffff82b82400 r filter_4tap_16p_upscale
-ffffffff82b82450 r filter_4tap_16p_117
-ffffffff82b824a0 r filter_4tap_16p_150
-ffffffff82b824f0 r filter_4tap_16p_183
-ffffffff82b82540 r filter_3tap_16p_upscale
-ffffffff82b82580 r filter_3tap_16p_117
-ffffffff82b825c0 r filter_3tap_16p_150
-ffffffff82b82600 r filter_3tap_16p_183
-ffffffff82b83000 r hubbub2_funcs
-ffffffff82b84000 r dcn20_funcs
-ffffffff82b842c0 r dcn20_private_funcs
-ffffffff82b85000 r dcn2_mpll_cfg
-ffffffff82b85190 r dcn20_link_enc_funcs
-ffffffff82b86000 R dcn20_mmhubbub_funcs
-ffffffff82b87000 R dcn20_mpc_funcs
-ffffffff82b88000 r tf_regs
-ffffffff82b89920 r tf_shift
-ffffffff82b89ba4 r tf_mask
-ffffffff82b8a5c0 r ipp_regs
-ffffffff82b8a710 r ipp_shift
-ffffffff82b8a72c r ipp_mask
-ffffffff82b8a7a0 r opp_regs
-ffffffff82b8a9b0 r opp_shift
-ffffffff82b8a9e8 r opp_mask
-ffffffff82b8aac0 r aux_engine_regs
-ffffffff82b8abb0 r aux_mask
-ffffffff82b8ac10 r aux_shift
-ffffffff82b8ac30 r i2c_hw_regs
-ffffffff82b8ad80 r i2c_shifts
-ffffffff82b8adac r i2c_masks
-ffffffff82b8ae50 r mpc_regs
-ffffffff82b8b398 r mpc_shift
-ffffffff82b8b3e0 r mpc_mask
-ffffffff82b8b4f4 r hubbub_reg
-ffffffff82b8b668 r hubbub_shift
-ffffffff82b8b6f0 r hubbub_mask
-ffffffff82b8b90c r res_cap_nv10
-ffffffff82b8b950 r vmid_regs
-ffffffff82b8bb10 r vmid_shifts
-ffffffff82b8bb18 r vmid_masks
-ffffffff82b8bb40 r tg_regs
-ffffffff82b8c2c0 r tg_shift
-ffffffff82b8c380 r tg_mask
-ffffffff82b8c680 r link_enc_regs
-ffffffff82b8ce20 r link_enc_aux_regs
-ffffffff82b8ce80 r link_enc_hpd_regs
-ffffffff82b8ce98 r le_shift
-ffffffff82b8cf88 r le_mask
-ffffffff82b8d340 r stream_enc_regs
-ffffffff82b8db38 r se_shift
-ffffffff82b8dc14 r se_mask
-ffffffff82b8df80 r hwseq_reg
-ffffffff82b8e19c r hwseq_shift
-ffffffff82b8e21c r hwseq_mask
-ffffffff82b8e410 r dsc_regs
-ffffffff82b8e8a8 r dsc_shift
-ffffffff82b8e960 r dsc_mask
-ffffffff82b8ec40 r hubp_regs
-ffffffff82b8f888 r hubp_shift
-ffffffff82b8f984 r hubp_mask
-ffffffff82b8fd80 r dwbc20_regs
-ffffffff82b8fe38 r dwbc20_shift
-ffffffff82b8feb8 r dwbc20_mask
-ffffffff82b900b0 r mcif_wb20_regs
-ffffffff82b90190 r mcif_wb20_shift
-ffffffff82b90230 r mcif_wb20_mask
-ffffffff82b904b0 r link_enc_feature
-ffffffff82b904c0 r bios_regs
-ffffffff82b904c8 r dcn20_res_pool_funcs
-ffffffff82b905a8 r res_cap_nv14
-ffffffff82b905e8 r debug_defaults_drv
-ffffffff82b90760 r debug_defaults_diags
-ffffffff82b908e0 r clk_src_regs
-ffffffff82b90ad8 r dccg_regs
-ffffffff82b90bc4 r dccg_shift
-ffffffff82b90c5c r dccg_mask
-ffffffff82b90eb8 r dmcu_regs
-ffffffff82b90f14 r dmcu_shift
-ffffffff82b90f28 r dmcu_mask
-ffffffff82b90f74 r abm_regs
-ffffffff82b90fb4 r abm_shift
-ffffffff82b90fc8 r abm_mask
-ffffffff82b91010 r res_create_funcs
-ffffffff82b91040 r res_create_maximus_funcs
-ffffffff82b91070 r plane_cap
-ffffffff82b910a0 r panel_cntl_regs
-ffffffff82b910c0 r panel_cntl_shift
-ffffffff82b910d0 r panel_cntl_mask
-ffffffff82b9110c r cs_shift
-ffffffff82b91118 r cs_mask
-ffffffff82b91140 r audio_regs
-ffffffff82b91274 r audio_shift
-ffffffff82b9128c r audio_mask
-ffffffff82b92000 r dcn20_str_enc_funcs
-ffffffff82b93000 r dccg201_funcs
-ffffffff82b94000 r hubbub201_funcs
-ffffffff82b95000 r dcn201_funcs
-ffffffff82b952c0 r dcn201_private_funcs
-ffffffff82b96000 r dcn201_link_enc_funcs
-ffffffff82b97000 R dcn201_mpc_funcs
-ffffffff82b98000 r bios_regs
-ffffffff82b98008 r res_cap_dnc201
-ffffffff82b98048 r debug_defaults_drv
-ffffffff82b981c0 r clk_src_regs
-ffffffff82b98268 r dccg_regs
-ffffffff82b98354 r dccg_shift
-ffffffff82b983ec r dccg_mask
-ffffffff82b98648 r res_create_funcs
-ffffffff82b98678 r res_create_maximus_funcs
-ffffffff82b986a8 r plane_cap
-ffffffff82b986e0 r link_enc_regs
-ffffffff82b98970 r link_enc_aux_regs
-ffffffff82b98990 r link_enc_hpd_regs
-ffffffff82b98998 r le_shift
-ffffffff82b98a88 r le_mask
-ffffffff82b98e40 r link_enc_feature
-ffffffff82b98e50 r cs_shift
-ffffffff82b98e5c r cs_mask
-ffffffff82b98e90 r hubp_regs
-ffffffff82b99620 r hubp_shift
-ffffffff82b996f8 r hubp_mask
-ffffffff82b99a60 r ipp_regs
-ffffffff82b99b40 r ipp_shift
-ffffffff82b99b5c r ipp_mask
-ffffffff82b99bd0 r tf_regs
-ffffffff82b9ac10 r tf_shift
-ffffffff82b9ae94 r tf_mask
-ffffffff82b9b8b0 r opp_regs
-ffffffff82b9b960 r opp_shift
-ffffffff82b9b998 r opp_mask
-ffffffff82b9ba70 r aux_engine_regs
-ffffffff82b9bac0 r aux_mask
-ffffffff82b9bb20 r aux_shift
-ffffffff82b9bb40 r i2c_hw_regs
-ffffffff82b9bbb0 r i2c_shifts
-ffffffff82b9bbdc r i2c_masks
-ffffffff82b9bc80 r tg_regs
-ffffffff82b9bf00 r tg_shift
-ffffffff82b9bfc0 r tg_mask
-ffffffff82b9c2c0 r mpc_regs
-ffffffff82b9c808 r mpc_shift
-ffffffff82b9c854 r mpc_mask
-ffffffff82b9c97c r hubbub_reg
-ffffffff82b9caf0 r hubbub_shift
-ffffffff82b9cb78 r hubbub_mask
-ffffffff82b9cda0 r audio_regs
-ffffffff82b9cdf8 r audio_shift
-ffffffff82b9ce10 r audio_mask
-ffffffff82b9ce50 r stream_enc_regs
-ffffffff82b9d0f8 r se_shift
-ffffffff82b9d1d4 r se_mask
-ffffffff82b9d540 r hwseq_reg
-ffffffff82b9d75c r hwseq_shift
-ffffffff82b9d7dc r hwseq_mask
-ffffffff82b9e000 r dccg21_funcs
-ffffffff82b9f000 r hubbub21_funcs
-ffffffff82ba0000 r dcn21_funcs
-ffffffff82ba02c0 r dcn21_private_funcs
-ffffffff82ba1000 r dcn21_mpll_cfg_ref
-ffffffff82ba1190 r dcn21_link_enc_funcs
-ffffffff82ba2000 r bios_regs
-ffffffff82ba2008 r res_cap_rn
-ffffffff82ba2048 r dcn21_res_pool_funcs
-ffffffff82ba2128 r debug_defaults_drv
-ffffffff82ba22a0 r debug_defaults_diags
-ffffffff82ba2420 r clk_src_regs
-ffffffff82ba25c4 r dccg_regs
-ffffffff82ba26b0 r dccg_shift
-ffffffff82ba2748 r dccg_mask
-ffffffff82ba29a4 r dmcu_regs
-ffffffff82ba2a00 r dmcu_shift
-ffffffff82ba2a14 r dmcu_mask
-ffffffff82ba2a60 r abm_regs
-ffffffff82ba2aa0 r abm_shift
-ffffffff82ba2ab4 r abm_mask
-ffffffff82ba2b00 r res_create_funcs
-ffffffff82ba2b30 r res_create_maximus_funcs
-ffffffff82ba2b60 r plane_cap
-ffffffff82ba2b90 r panel_cntl_regs
-ffffffff82ba2bb0 r panel_cntl_shift
-ffffffff82ba2bc0 r panel_cntl_mask
-ffffffff82ba2c00 r link_enc_regs
-ffffffff82ba3260 r link_enc_aux_regs
-ffffffff82ba32b0 r link_enc_hpd_regs
-ffffffff82ba32c4 r le_shift
-ffffffff82ba33b4 r le_mask
-ffffffff82ba376c r link_enc_feature
-ffffffff82ba377c r panel_config_defaults
-ffffffff82ba37b0 r cs_shift
-ffffffff82ba37bc r cs_mask
-ffffffff82ba37f0 r hubp_regs
-ffffffff82ba4020 r hubp_shift
-ffffffff82ba411c r hubp_mask
-ffffffff82ba4510 r ipp_regs
-ffffffff82ba45f0 r ipp_shift
-ffffffff82ba460c r ipp_mask
-ffffffff82ba4680 r tf_regs
-ffffffff82ba5740 r tf_shift
-ffffffff82ba59c4 r tf_mask
-ffffffff82ba63e0 r opp_regs
-ffffffff82ba65f0 r opp_shift
-ffffffff82ba6628 r opp_mask
-ffffffff82ba6700 r tg_regs
-ffffffff82ba6c00 r tg_shift
-ffffffff82ba6cc0 r tg_mask
-ffffffff82ba6fc0 r aux_engine_regs
-ffffffff82ba7088 r aux_mask
-ffffffff82ba70e8 r aux_shift
-ffffffff82ba7100 r i2c_hw_regs
-ffffffff82ba7218 r i2c_shifts
-ffffffff82ba7244 r i2c_masks
-ffffffff82ba72e8 r mpc_regs
-ffffffff82ba7830 r mpc_shift
-ffffffff82ba7878 r mpc_mask
-ffffffff82ba798c r hubbub_reg
-ffffffff82ba7b00 r hubbub_shift
-ffffffff82ba7b88 r hubbub_mask
-ffffffff82ba7db0 r vmid_regs
-ffffffff82ba7f70 r vmid_shifts
-ffffffff82ba7f78 r vmid_masks
-ffffffff82ba7fa0 r dsc_regs
-ffffffff82ba8438 r dsc_shift
-ffffffff82ba84f0 r dsc_mask
-ffffffff82ba87d0 r audio_regs
-ffffffff82ba88d8 r audio_shift
-ffffffff82ba88f0 r audio_mask
-ffffffff82ba8930 r stream_enc_regs
-ffffffff82ba8fd4 r se_shift
-ffffffff82ba90b0 r se_mask
-ffffffff82ba941c r hwseq_reg
-ffffffff82ba9638 r hwseq_shift
-ffffffff82ba96b8 r hwseq_mask
-ffffffff82baa000 r dccg3_funcs
-ffffffff82bab000 r dcn30_link_enc_funcs
-ffffffff82bac000 r dcn30_str_enc_funcs
-ffffffff82bad000 r dpp_input_csc_matrix
-ffffffff82bae000 R dcn30_dwbc_funcs
-ffffffff82baf000 r hubbub30_funcs
-ffffffff82bb1000 r dcn30_funcs
-ffffffff82bb12c0 r dcn30_private_funcs
-ffffffff82bb2000 R dcn30_mmhubbub_funcs
-ffffffff82bb3000 R dcn30_mpc_funcs
-ffffffff82bb4000 r bios_regs
-ffffffff82bb4008 r res_cap_dcn3
-ffffffff82bb4048 r debug_defaults_drv
-ffffffff82bb41c0 r debug_defaults_diags
-ffffffff82bb4340 r clk_src_regs
-ffffffff82bb4538 r dccg_regs
-ffffffff82bb4624 r dccg_shift
-ffffffff82bb46bc r dccg_mask
-ffffffff82bb4920 r abm_regs
-ffffffff82bb4aa0 r abm_shift
-ffffffff82bb4ab4 r abm_mask
-ffffffff82bb4b00 r res_create_funcs
-ffffffff82bb4b30 r res_create_maximus_funcs
-ffffffff82bb4b60 r plane_cap
-ffffffff82bb4b90 r dcn30_res_pool_funcs
-ffffffff82bb4c70 r panel_cntl_regs
-ffffffff82bb4c90 r panel_cntl_shift
-ffffffff82bb4ca0 r panel_cntl_mask
-ffffffff82bb4ce0 r link_enc_regs
-ffffffff82bb5480 r link_enc_aux_regs
-ffffffff82bb54e0 r link_enc_hpd_regs
-ffffffff82bb54f8 r le_shift
-ffffffff82bb55e8 r le_mask
-ffffffff82bb59a0 r link_enc_feature
-ffffffff82bb59b0 r cs_shift
-ffffffff82bb59bc r cs_mask
-ffffffff82bb59e4 r hubbub_reg
-ffffffff82bb5b58 r hubbub_shift
-ffffffff82bb5be0 r hubbub_mask
-ffffffff82bb5e00 r vmid_regs
-ffffffff82bb5fc0 r vmid_shifts
-ffffffff82bb5fc8 r vmid_masks
-ffffffff82bb5ff0 r hubp_regs
-ffffffff82bb6c38 r hubp_shift
-ffffffff82bb6d34 r hubp_mask
-ffffffff82bb7130 r dpp_regs
-ffffffff82bb90b0 r tf_shift
-ffffffff82bb9380 r tf_mask
-ffffffff82bb9ec0 r opp_regs
-ffffffff82bba0d0 r opp_shift
-ffffffff82bba108 r opp_mask
-ffffffff82bba1e0 r optc_regs
-ffffffff82bba960 r optc_shift
-ffffffff82bbaa20 r optc_mask
-ffffffff82bbad20 r mpc_regs
-ffffffff82bbc50c r mpc_shift
-ffffffff82bbc5e8 r mpc_mask
-ffffffff82bbc960 r dsc_regs
-ffffffff82bbcdf8 r dsc_shift
-ffffffff82bbceb0 r dsc_mask
-ffffffff82bbd190 r dwbc30_regs
-ffffffff82bbd36c r dwbc30_shift
-ffffffff82bbd4a0 r dwbc30_mask
-ffffffff82bbd970 r mcif_wb30_regs
-ffffffff82bbda6c r mcif_wb30_shift
-ffffffff82bbdb18 r mcif_wb30_mask
-ffffffff82bbddd0 r aux_engine_regs
-ffffffff82bbdec0 r aux_mask
-ffffffff82bbdf20 r aux_shift
-ffffffff82bbdf40 r i2c_hw_regs
-ffffffff82bbe090 r i2c_shifts
-ffffffff82bbe0bc r i2c_masks
-ffffffff82bbe160 r audio_regs
-ffffffff82bbe294 r audio_shift
-ffffffff82bbe2ac r audio_mask
-ffffffff82bbe2f0 r stream_enc_regs
-ffffffff82bbeae8 r se_shift
-ffffffff82bbebc4 r se_mask
-ffffffff82bbef30 r vpg_regs
-ffffffff82bbefbc r vpg_shift
-ffffffff82bbefe4 r vpg_mask
-ffffffff82bbf080 r afmt_regs
-ffffffff82bbf17c r afmt_shift
-ffffffff82bbf190 r afmt_mask
-ffffffff82bbf1d4 r hwseq_reg
-ffffffff82bbf3f0 r hwseq_shift
-ffffffff82bbf470 r hwseq_mask
-ffffffff82bc0000 r dccg301_funcs
-ffffffff82bc1000 r dcn301_link_enc_funcs
-ffffffff82bc2000 r hubbub301_funcs
-ffffffff82bc3000 r dcn301_funcs
-ffffffff82bc32c0 r dcn301_private_funcs
-ffffffff82bc4000 r dcn301_link_panel_cntl_funcs
-ffffffff82bc5000 r bios_regs
-ffffffff82bc5008 r debug_defaults_drv
-ffffffff82bc5180 r debug_defaults_diags
-ffffffff82bc5300 r clk_src_regs
-ffffffff82bc5450 r dccg_regs
-ffffffff82bc553c r dccg_shift
-ffffffff82bc55d4 r dccg_mask
-ffffffff82bc5830 r abm_regs
-ffffffff82bc5930 r abm_shift
-ffffffff82bc5944 r abm_mask
-ffffffff82bc5990 r res_create_funcs
-ffffffff82bc59c0 r res_create_maximus_funcs
-ffffffff82bc59f0 r plane_cap
-ffffffff82bc5a20 r panel_cntl_regs
-ffffffff82bc5a60 r panel_cntl_shift
-ffffffff82bc5a70 r panel_cntl_mask
-ffffffff82bc5ab0 r link_enc_regs
-ffffffff82bc5fc0 r link_enc_aux_regs
-ffffffff82bc6000 r link_enc_hpd_regs
-ffffffff82bc6010 r le_shift
-ffffffff82bc6100 r le_mask
-ffffffff82bc64b8 r link_enc_feature
-ffffffff82bc64c8 r cs_shift
-ffffffff82bc64d4 r cs_mask
-ffffffff82bc64fc r hubbub_reg
-ffffffff82bc6670 r hubbub_shift
-ffffffff82bc66f8 r hubbub_mask
-ffffffff82bc6920 r vmid_regs
-ffffffff82bc6ae0 r vmid_shifts
-ffffffff82bc6ae8 r vmid_masks
-ffffffff82bc6b10 r hubp_regs
-ffffffff82bc7340 r hubp_shift
-ffffffff82bc743c r hubp_mask
-ffffffff82bc7830 r dpp_regs
-ffffffff82bc8d30 r tf_shift
-ffffffff82bc9000 r tf_mask
-ffffffff82bc9b40 r opp_regs
-ffffffff82bc9ca0 r opp_shift
-ffffffff82bc9cd8 r opp_mask
-ffffffff82bc9db0 r optc_regs
-ffffffff82bca2b0 r optc_shift
-ffffffff82bca370 r optc_mask
-ffffffff82bca670 r mpc_regs
-ffffffff82bcbe5c r mpc_shift
-ffffffff82bcbf38 r mpc_mask
-ffffffff82bcc2b0 r dsc_regs
-ffffffff82bcc4fc r dsc_shift
-ffffffff82bcc5b4 r dsc_mask
-ffffffff82bcc890 r dwbc30_regs
-ffffffff82bcca6c r dwbc30_shift
-ffffffff82bccba0 r dwbc30_mask
-ffffffff82bcd070 r mcif_wb30_regs
-ffffffff82bcd16c r mcif_wb30_shift
-ffffffff82bcd218 r mcif_wb30_mask
-ffffffff82bcd4d0 r aux_engine_regs
-ffffffff82bcd570 r aux_mask
-ffffffff82bcd5d0 r aux_shift
-ffffffff82bcd5f0 r i2c_hw_regs
-ffffffff82bcd6d0 r i2c_shifts
-ffffffff82bcd6fc r i2c_masks
-ffffffff82bcd7a0 r audio_regs
-ffffffff82bcd8d4 r audio_shift
-ffffffff82bcd8ec r audio_mask
-ffffffff82bcd930 r stream_enc_regs
-ffffffff82bcde80 r se_shift
-ffffffff82bcdf5c r se_mask
-ffffffff82bce2d0 r vpg_regs
-ffffffff82bce320 r vpg_shift
-ffffffff82bce348 r vpg_mask
-ffffffff82bce3e0 r afmt_regs
-ffffffff82bce470 r afmt_shift
-ffffffff82bce484 r afmt_mask
-ffffffff82bce4c8 r hwseq_reg
-ffffffff82bce6e4 r hwseq_shift
-ffffffff82bce764 r hwseq_mask
-ffffffff82bcf000 r bios_regs
-ffffffff82bcf008 r res_cap_dcn302
-ffffffff82bcf048 r debug_defaults_drv
-ffffffff82bcf1c0 r debug_defaults_diags
-ffffffff82bcf340 r clk_src_regs
-ffffffff82bcf4e4 r dccg_regs
-ffffffff82bcf5d0 r dccg_shift
-ffffffff82bcf668 r dccg_mask
-ffffffff82bcf8d0 r abm_regs
-ffffffff82bcfa10 r abm_shift
-ffffffff82bcfa24 r abm_mask
-ffffffff82bcfa70 r res_create_funcs
-ffffffff82bcfaa0 r res_create_maximus_funcs
-ffffffff82bcfad0 r plane_cap
-ffffffff82bcfb00 r panel_cntl_regs
-ffffffff82bcfb20 r panel_cntl_shift
-ffffffff82bcfb30 r panel_cntl_mask
-ffffffff82bcfb70 r link_enc_regs
-ffffffff82bd01d0 r link_enc_aux_regs
-ffffffff82bd0220 r link_enc_hpd_regs
-ffffffff82bd0234 r le_shift
-ffffffff82bd0324 r le_mask
-ffffffff82bd06dc r link_enc_feature
-ffffffff82bd06ec r cs_shift
-ffffffff82bd06f8 r cs_mask
-ffffffff82bd0720 r hubbub_reg
-ffffffff82bd0894 r hubbub_shift
-ffffffff82bd091c r hubbub_mask
-ffffffff82bd0b40 r vmid_regs
-ffffffff82bd0d00 r vmid_shifts
-ffffffff82bd0d08 r vmid_masks
-ffffffff82bd0d30 r hubp_regs
-ffffffff82bd176c r hubp_shift
-ffffffff82bd1868 r hubp_mask
-ffffffff82bd1c60 r dpp_regs
-ffffffff82bd36a0 r tf_shift
-ffffffff82bd3970 r tf_mask
-ffffffff82bd44b0 r opp_regs
-ffffffff82bd4668 r opp_shift
-ffffffff82bd46a0 r opp_mask
-ffffffff82bd4780 r optc_regs
-ffffffff82bd4dc0 r optc_shift
-ffffffff82bd4e80 r optc_mask
-ffffffff82bd5180 r mpc_regs
-ffffffff82bd696c r mpc_shift
-ffffffff82bd6a48 r mpc_mask
-ffffffff82bd6dc0 r dsc_regs
-ffffffff82bd7194 r dsc_shift
-ffffffff82bd724c r dsc_mask
-ffffffff82bd7530 r dwbc30_regs
-ffffffff82bd770c r dwbc30_shift
-ffffffff82bd7840 r dwbc30_mask
-ffffffff82bd7d10 r mcif_wb30_regs
-ffffffff82bd7e0c r mcif_wb30_shift
-ffffffff82bd7eb8 r mcif_wb30_mask
-ffffffff82bd8170 r aux_engine_regs
-ffffffff82bd8238 r aux_mask
-ffffffff82bd8298 r aux_shift
-ffffffff82bd82b0 r i2c_hw_regs
-ffffffff82bd83c8 r i2c_shifts
-ffffffff82bd83f4 r i2c_masks
-ffffffff82bd84a0 r audio_regs
-ffffffff82bd85d4 r audio_shift
-ffffffff82bd85ec r audio_mask
-ffffffff82bd8630 r stream_enc_regs
-ffffffff82bd8cd4 r se_shift
-ffffffff82bd8db0 r se_mask
-ffffffff82bd9120 r vpg_regs
-ffffffff82bd9198 r vpg_shift
-ffffffff82bd91c0 r vpg_mask
-ffffffff82bd9260 r afmt_regs
-ffffffff82bd9338 r afmt_shift
-ffffffff82bd934c r afmt_mask
-ffffffff82bd9390 r hwseq_reg
-ffffffff82bd95ac r hwseq_shift
-ffffffff82bd962c r hwseq_mask
-ffffffff82bda000 r bios_regs
-ffffffff82bda008 r res_cap_dcn303
-ffffffff82bda048 r debug_defaults_drv
-ffffffff82bda1c0 r debug_defaults_diags
-ffffffff82bda340 r clk_src_regs
-ffffffff82bda3e8 r dccg_regs
-ffffffff82bda4d4 r dccg_shift
-ffffffff82bda56c r dccg_mask
-ffffffff82bda7d0 r abm_regs
-ffffffff82bda850 r abm_shift
-ffffffff82bda864 r abm_mask
-ffffffff82bda8b0 r res_create_funcs
-ffffffff82bda8e0 r res_create_maximus_funcs
-ffffffff82bda910 r plane_cap
-ffffffff82bda940 r panel_cntl_regs
-ffffffff82bda960 r panel_cntl_shift
-ffffffff82bda970 r panel_cntl_mask
-ffffffff82bda9b0 r link_enc_regs
-ffffffff82bdac40 r link_enc_aux_regs
-ffffffff82bdac60 r link_enc_hpd_regs
-ffffffff82bdac68 r le_shift
-ffffffff82bdad58 r le_mask
-ffffffff82bdb110 r link_enc_feature
-ffffffff82bdb120 r cs_shift
-ffffffff82bdb12c r cs_mask
-ffffffff82bdb154 r hubbub_reg
-ffffffff82bdb2c8 r hubbub_shift
-ffffffff82bdb350 r hubbub_mask
-ffffffff82bdb570 r vmid_regs
-ffffffff82bdb730 r vmid_shifts
-ffffffff82bdb738 r vmid_masks
-ffffffff82bdb760 r hubp_regs
-ffffffff82bdbb78 r hubp_shift
-ffffffff82bdbc74 r hubp_mask
-ffffffff82bdc070 r dpp_regs
-ffffffff82bdcaf0 r tf_shift
-ffffffff82bdcdc0 r tf_mask
-ffffffff82bdd900 r opp_regs
-ffffffff82bdd9b0 r opp_shift
-ffffffff82bdd9e8 r opp_mask
-ffffffff82bddac0 r optc_regs
-ffffffff82bddd40 r optc_shift
-ffffffff82bdde00 r optc_mask
-ffffffff82bde100 r mpc_regs
-ffffffff82bdf8ec r mpc_shift
-ffffffff82bdf9c8 r mpc_mask
-ffffffff82bdfd40 r dsc_regs
-ffffffff82bdfec8 r dsc_shift
-ffffffff82bdff80 r dsc_mask
-ffffffff82be0260 r dwbc30_regs
-ffffffff82be043c r dwbc30_shift
-ffffffff82be0570 r dwbc30_mask
-ffffffff82be0a40 r mcif_wb30_regs
-ffffffff82be0b3c r mcif_wb30_shift
-ffffffff82be0be8 r mcif_wb30_mask
-ffffffff82be0ea0 r aux_engine_regs
-ffffffff82be0ef0 r aux_mask
-ffffffff82be0f50 r aux_shift
-ffffffff82be0f70 r i2c_hw_regs
-ffffffff82be0fe0 r i2c_shifts
-ffffffff82be100c r i2c_masks
-ffffffff82be10b0 r audio_regs
-ffffffff82be11e4 r audio_shift
-ffffffff82be11fc r audio_mask
-ffffffff82be1240 r stream_enc_regs
-ffffffff82be14e8 r se_shift
-ffffffff82be15c4 r se_mask
-ffffffff82be1930 r vpg_regs
-ffffffff82be196c r vpg_shift
-ffffffff82be1994 r vpg_mask
-ffffffff82be1a30 r afmt_regs
-ffffffff82be1a9c r afmt_shift
-ffffffff82be1ab0 r afmt_mask
-ffffffff82be1af4 r hwseq_reg
-ffffffff82be1d10 r hwseq_shift
-ffffffff82be1d90 r hwseq_mask
-ffffffff82be2000 r dccg31_funcs
-ffffffff82be3000 r dcn31_link_enc_funcs
-ffffffff82be4000 r dcn30_str_enc_funcs
-ffffffff82be5000 r hubbub31_funcs
-ffffffff82be6000 r dcn31_funcs
-ffffffff82be62c0 r dcn31_private_funcs
-ffffffff82be7000 r dcn31_link_panel_cntl_funcs
-ffffffff82be8000 r bios_regs
-ffffffff82be8008 r res_cap_dcn31
-ffffffff82be8048 r debug_defaults_diags
-ffffffff82be81c0 r clk_src_regs
-ffffffff82be8370 r clk_src_regs_b0
-ffffffff82be8514 r dccg_regs
-ffffffff82be8600 r dccg_shift
-ffffffff82be8698 r dccg_mask
-ffffffff82be8900 r abm_regs
-ffffffff82be8a00 r abm_shift
-ffffffff82be8a14 r abm_mask
-ffffffff82be8a60 r res_create_funcs
-ffffffff82be8a90 r res_create_maximus_funcs
-ffffffff82be8ac0 r plane_cap
-ffffffff82be8af0 r link_enc_regs
-ffffffff82be9150 r link_enc_aux_regs
-ffffffff82be91a0 r link_enc_hpd_regs
-ffffffff82be91b4 r le_shift
-ffffffff82be92a4 r le_mask
-ffffffff82be965c r link_enc_feature
-ffffffff82be966c r panel_config_defaults
-ffffffff82be96a0 r debug_defaults_drv
-ffffffff82be9818 r cs_shift
-ffffffff82be9824 r cs_mask
-ffffffff82be984c r hubbub_reg
-ffffffff82be99c0 r hubbub_shift
-ffffffff82be9a48 r hubbub_mask
-ffffffff82be9c70 r vmid_regs
-ffffffff82be9e30 r vmid_shifts
-ffffffff82be9e38 r vmid_masks
-ffffffff82be9e60 r hubp_regs
-ffffffff82bea690 r hubp_shift
-ffffffff82bea78c r hubp_mask
-ffffffff82beab80 r dpp_regs
-ffffffff82bec080 r tf_shift
-ffffffff82bec350 r tf_mask
-ffffffff82bece90 r opp_regs
-ffffffff82becff0 r opp_shift
-ffffffff82bed028 r opp_mask
-ffffffff82bed100 r optc_regs
-ffffffff82bed600 r optc_shift
-ffffffff82bed6c0 r optc_mask
-ffffffff82bed9c0 r mpc_regs
-ffffffff82bef1ac r mpc_shift
-ffffffff82bef288 r mpc_mask
-ffffffff82bef600 r dsc_regs
-ffffffff82bef84c r dsc_shift
-ffffffff82bef904 r dsc_mask
-ffffffff82befbe0 r dwbc30_regs
-ffffffff82befdbc r dwbc30_shift
-ffffffff82befef0 r dwbc30_mask
-ffffffff82bf03c0 r mcif_wb30_regs
-ffffffff82bf04bc r mcif_wb30_shift
-ffffffff82bf0568 r mcif_wb30_mask
-ffffffff82bf0820 r aux_engine_regs
-ffffffff82bf08e8 r aux_mask
-ffffffff82bf0948 r aux_shift
-ffffffff82bf0960 r i2c_hw_regs
-ffffffff82bf0a78 r i2c_shifts
-ffffffff82bf0aa4 r i2c_masks
-ffffffff82bf0b50 r audio_regs
-ffffffff82bf0c84 r audio_shift
-ffffffff82bf0c9c r audio_mask
-ffffffff82bf0cd8 r se_shift
-ffffffff82bf0db4 r se_mask
-ffffffff82bf1120 r vpg_regs
-ffffffff82bf1210 r vpg_shift
-ffffffff82bf1238 r vpg_mask
-ffffffff82bf12e0 r afmt_regs
-ffffffff82bf13b8 r afmt_shift
-ffffffff82bf13cc r afmt_mask
-ffffffff82bf1420 r stream_enc_regs
-ffffffff82bf2ac0 r hpo_dp_stream_enc_regs
-ffffffff82bf2cf0 r hpo_dp_se_shift
-ffffffff82bf2d18 r hpo_dp_se_mask
-ffffffff82bf2dc0 r apg_regs
-ffffffff82bf2e00 r apg_shift
-ffffffff82bf2e08 r apg_mask
-ffffffff82bf2e20 r hpo_dp_link_enc_regs
-ffffffff82bf2f30 r hpo_dp_le_shift
-ffffffff82bf2f4c r hpo_dp_le_mask
-ffffffff82bf2fb0 r hwseq_reg
-ffffffff82bf31cc r hwseq_shift
-ffffffff82bf324c r hwseq_mask
-ffffffff82bf4000 r dccg314_funcs
-ffffffff82bf5000 r dcn314_str_enc_funcs
-ffffffff82bf6000 r dcn314_funcs
-ffffffff82bf62c0 r dcn314_private_funcs
-ffffffff82bf7000 r bios_regs
-ffffffff82bf7008 r res_cap_dcn314
-ffffffff82bf7048 r debug_defaults_diags
-ffffffff82bf71c0 r clk_src_regs
-ffffffff82bf7364 r dccg_regs
-ffffffff82bf7450 r dccg_shift
-ffffffff82bf74e8 r dccg_mask
-ffffffff82bf7750 r abm_regs
-ffffffff82bf7850 r abm_shift
-ffffffff82bf7864 r abm_mask
-ffffffff82bf78b0 r res_create_funcs
-ffffffff82bf78e0 r res_create_maximus_funcs
-ffffffff82bf7910 r plane_cap
-ffffffff82bf7940 r link_enc_regs
-ffffffff82bf7fa0 r link_enc_aux_regs
-ffffffff82bf7ff0 r link_enc_hpd_regs
-ffffffff82bf8004 r le_shift
-ffffffff82bf80f4 r le_mask
-ffffffff82bf84ac r link_enc_feature
-ffffffff82bf84bc r panel_config_defaults
-ffffffff82bf84f0 r debug_defaults_drv
-ffffffff82bf8668 r cs_shift
-ffffffff82bf8674 r cs_mask
-ffffffff82bf869c r hubbub_reg
-ffffffff82bf8810 r hubbub_shift
-ffffffff82bf8898 r hubbub_mask
-ffffffff82bf8ac0 r vmid_regs
-ffffffff82bf8c80 r vmid_shifts
-ffffffff82bf8c88 r vmid_masks
-ffffffff82bf8cb0 r hubp_regs
-ffffffff82bf94e0 r hubp_shift
-ffffffff82bf95dc r hubp_mask
-ffffffff82bf99d0 r dpp_regs
-ffffffff82bfaed0 r tf_shift
-ffffffff82bfb1a0 r tf_mask
-ffffffff82bfbce0 r opp_regs
-ffffffff82bfbe40 r opp_shift
-ffffffff82bfbe78 r opp_mask
-ffffffff82bfbf50 r optc_regs
-ffffffff82bfc450 r optc_shift
-ffffffff82bfc510 r optc_mask
-ffffffff82bfc810 r mpc_regs
-ffffffff82bfdffc r mpc_shift
-ffffffff82bfe0d8 r mpc_mask
-ffffffff82bfe450 r dsc_regs
-ffffffff82bfe760 r dsc_shift
-ffffffff82bfe818 r dsc_mask
-ffffffff82bfeaf0 r dwbc30_regs
-ffffffff82bfeccc r dwbc30_shift
-ffffffff82bfee00 r dwbc30_mask
-ffffffff82bff2d0 r mcif_wb30_regs
-ffffffff82bff3cc r mcif_wb30_shift
-ffffffff82bff478 r mcif_wb30_mask
-ffffffff82bff730 r aux_engine_regs
-ffffffff82bff7f8 r aux_mask
-ffffffff82bff858 r aux_shift
-ffffffff82bff870 r i2c_hw_regs
-ffffffff82bff988 r i2c_shifts
-ffffffff82bff9b4 r i2c_masks
-ffffffff82bffa60 r audio_regs
-ffffffff82bffb94 r audio_shift
-ffffffff82bffbac r audio_mask
-ffffffff82bffbf0 r stream_enc_regs
-ffffffff82c00294 r se_shift
-ffffffff82c00370 r se_mask
-ffffffff82c006e0 r vpg_regs
-ffffffff82c007d0 r vpg_shift
-ffffffff82c007f8 r vpg_mask
-ffffffff82c008a0 r afmt_regs
-ffffffff82c00978 r afmt_shift
-ffffffff82c0098c r afmt_mask
-ffffffff82c009e0 r hpo_dp_stream_enc_regs
-ffffffff82c00c10 r hpo_dp_se_shift
-ffffffff82c00c38 r hpo_dp_se_mask
-ffffffff82c00ce0 r apg_regs
-ffffffff82c00d20 r apg_shift
-ffffffff82c00d28 r apg_mask
-ffffffff82c00d40 r hpo_dp_link_enc_regs
-ffffffff82c00e50 r hpo_dp_le_shift
-ffffffff82c00e6c r hpo_dp_le_mask
-ffffffff82c00ed0 r hwseq_reg
-ffffffff82c010ec r hwseq_shift
-ffffffff82c0116c r hwseq_mask
-ffffffff82c02000 r bios_regs
-ffffffff82c02008 r res_cap_dcn31
-ffffffff82c02048 r debug_defaults_diags
-ffffffff82c021c0 r clk_src_regs
-ffffffff82c02364 r dccg_regs
-ffffffff82c02450 r dccg_shift
-ffffffff82c024e8 r dccg_mask
-ffffffff82c02750 r abm_regs
-ffffffff82c02850 r abm_shift
-ffffffff82c02864 r abm_mask
-ffffffff82c028b0 r res_create_funcs
-ffffffff82c028e0 r res_create_maximus_funcs
-ffffffff82c02910 r plane_cap
-ffffffff82c02940 r link_enc_regs
-ffffffff82c02fa0 r link_enc_aux_regs
-ffffffff82c02ff0 r link_enc_hpd_regs
-ffffffff82c03004 r le_shift
-ffffffff82c030f4 r le_mask
-ffffffff82c034ac r link_enc_feature
-ffffffff82c034bc r panel_config_defaults
-ffffffff82c034f0 r debug_defaults_drv
-ffffffff82c03668 r cs_shift
-ffffffff82c03674 r cs_mask
-ffffffff82c0369c r hubbub_reg
-ffffffff82c03810 r hubbub_shift
-ffffffff82c03898 r hubbub_mask
-ffffffff82c03ac0 r vmid_regs
-ffffffff82c03c80 r vmid_shifts
-ffffffff82c03c88 r vmid_masks
-ffffffff82c03cb0 r hubp_regs
-ffffffff82c044e0 r hubp_shift
-ffffffff82c045dc r hubp_mask
-ffffffff82c049d0 r dpp_regs
-ffffffff82c05ed0 r tf_shift
-ffffffff82c061a0 r tf_mask
-ffffffff82c06ce0 r opp_regs
-ffffffff82c06e40 r opp_shift
-ffffffff82c06e78 r opp_mask
-ffffffff82c06f50 r optc_regs
-ffffffff82c07450 r optc_shift
-ffffffff82c07510 r optc_mask
-ffffffff82c07810 r mpc_regs
-ffffffff82c08ffc r mpc_shift
-ffffffff82c090d8 r mpc_mask
-ffffffff82c09450 r dsc_regs
-ffffffff82c0969c r dsc_shift
-ffffffff82c09754 r dsc_mask
-ffffffff82c09a30 r dwbc30_regs
-ffffffff82c09c0c r dwbc30_shift
-ffffffff82c09d40 r dwbc30_mask
-ffffffff82c0a210 r mcif_wb30_regs
-ffffffff82c0a30c r mcif_wb30_shift
-ffffffff82c0a3b8 r mcif_wb30_mask
-ffffffff82c0a670 r aux_engine_regs
-ffffffff82c0a738 r aux_mask
-ffffffff82c0a798 r aux_shift
-ffffffff82c0a7b0 r i2c_hw_regs
-ffffffff82c0a8c8 r i2c_shifts
-ffffffff82c0a8f4 r i2c_masks
-ffffffff82c0a9a0 r audio_regs
-ffffffff82c0aad4 r audio_shift
-ffffffff82c0aaec r audio_mask
-ffffffff82c0ab30 r stream_enc_regs
-ffffffff82c0b1d4 r se_shift
-ffffffff82c0b2b0 r se_mask
-ffffffff82c0b620 r vpg_regs
-ffffffff82c0b710 r vpg_shift
-ffffffff82c0b738 r vpg_mask
-ffffffff82c0b7e0 r afmt_regs
-ffffffff82c0b8b8 r afmt_shift
-ffffffff82c0b8cc r afmt_mask
-ffffffff82c0b920 r hpo_dp_stream_enc_regs
-ffffffff82c0bb50 r hpo_dp_se_shift
-ffffffff82c0bb78 r hpo_dp_se_mask
-ffffffff82c0bc20 r apg_regs
-ffffffff82c0bc60 r apg_shift
-ffffffff82c0bc68 r apg_mask
-ffffffff82c0bc80 r hpo_dp_link_enc_regs
-ffffffff82c0bd90 r hpo_dp_le_shift
-ffffffff82c0bdac r hpo_dp_le_mask
-ffffffff82c0be10 r hwseq_reg
-ffffffff82c0c02c r hwseq_shift
-ffffffff82c0c0ac r hwseq_mask
-ffffffff82c0d000 r bios_regs
-ffffffff82c0d008 r res_cap_dcn31
-ffffffff82c0d048 r debug_defaults_diags
-ffffffff82c0d1c0 r clk_src_regs
-ffffffff82c0d364 r dccg_regs
-ffffffff82c0d450 r dccg_shift
-ffffffff82c0d4e8 r dccg_mask
-ffffffff82c0d750 r abm_regs
-ffffffff82c0d850 r abm_shift
-ffffffff82c0d864 r abm_mask
-ffffffff82c0d8b0 r res_create_funcs
-ffffffff82c0d8e0 r res_create_maximus_funcs
-ffffffff82c0d910 r plane_cap
-ffffffff82c0d940 r link_enc_regs
-ffffffff82c0dfa0 r link_enc_aux_regs
-ffffffff82c0dff0 r link_enc_hpd_regs
-ffffffff82c0e004 r le_shift
-ffffffff82c0e0f4 r le_mask
-ffffffff82c0e4ac r link_enc_feature
-ffffffff82c0e4bc r panel_config_defaults
-ffffffff82c0e4f0 r debug_defaults_drv
-ffffffff82c0e668 r cs_shift
-ffffffff82c0e674 r cs_mask
-ffffffff82c0e69c r hubbub_reg
-ffffffff82c0e810 r hubbub_shift
-ffffffff82c0e898 r hubbub_mask
-ffffffff82c0eac0 r vmid_regs
-ffffffff82c0ec80 r vmid_shifts
-ffffffff82c0ec88 r vmid_masks
-ffffffff82c0ecb0 r hubp_regs
-ffffffff82c0f4e0 r hubp_shift
-ffffffff82c0f5dc r hubp_mask
-ffffffff82c0f9d0 r dpp_regs
-ffffffff82c10ed0 r tf_shift
-ffffffff82c111a0 r tf_mask
-ffffffff82c11ce0 r opp_regs
-ffffffff82c11e40 r opp_shift
-ffffffff82c11e78 r opp_mask
-ffffffff82c11f50 r optc_regs
-ffffffff82c12450 r optc_shift
-ffffffff82c12510 r optc_mask
-ffffffff82c12810 r mpc_regs
-ffffffff82c13ffc r mpc_shift
-ffffffff82c140d8 r mpc_mask
-ffffffff82c14450 r dsc_regs
-ffffffff82c1469c r dsc_shift
-ffffffff82c14754 r dsc_mask
-ffffffff82c14a30 r dwbc30_regs
-ffffffff82c14c0c r dwbc30_shift
-ffffffff82c14d40 r dwbc30_mask
-ffffffff82c15210 r mcif_wb30_regs
-ffffffff82c1530c r mcif_wb30_shift
-ffffffff82c153b8 r mcif_wb30_mask
-ffffffff82c15670 r aux_engine_regs
-ffffffff82c15738 r aux_mask
-ffffffff82c15798 r aux_shift
-ffffffff82c157b0 r i2c_hw_regs
-ffffffff82c158c8 r i2c_shifts
-ffffffff82c158f4 r i2c_masks
-ffffffff82c159a0 r audio_regs
-ffffffff82c15ad4 r audio_shift
-ffffffff82c15aec r audio_mask
-ffffffff82c15b30 r stream_enc_regs
-ffffffff82c161d4 r se_shift
-ffffffff82c162b0 r se_mask
-ffffffff82c16620 r vpg_regs
-ffffffff82c16710 r vpg_shift
-ffffffff82c16738 r vpg_mask
-ffffffff82c167e0 r afmt_regs
-ffffffff82c168b8 r afmt_shift
-ffffffff82c168cc r afmt_mask
-ffffffff82c16920 r hpo_dp_stream_enc_regs
-ffffffff82c16b50 r hpo_dp_se_shift
-ffffffff82c16b78 r hpo_dp_se_mask
-ffffffff82c16c20 r apg_regs
-ffffffff82c16c60 r apg_shift
-ffffffff82c16c68 r apg_mask
-ffffffff82c16c80 r hpo_dp_link_enc_regs
-ffffffff82c16d90 r hpo_dp_le_shift
-ffffffff82c16dac r hpo_dp_le_mask
-ffffffff82c16e10 r hwseq_reg
-ffffffff82c1702c r hwseq_shift
-ffffffff82c170ac r hwseq_mask
-ffffffff82c18000 r dccg32_funcs
-ffffffff82c19000 r dcn32_link_enc_funcs
-ffffffff82c1a000 r dcn32_str_enc_funcs
-ffffffff82c1b000 r hubbub32_funcs
-ffffffff82c1c000 r dcn32_funcs
-ffffffff82c1c2c0 r dcn32_private_funcs
-ffffffff82c1d000 R dcn32_mmhubbub_funcs
-ffffffff82c1e000 R dcn32_mpc_funcs
-ffffffff82c1f000 r res_cap_dcn32
-ffffffff82c1f040 r debug_defaults_diags
-ffffffff82c1f1b8 r dccg_shift
-ffffffff82c1f250 r dccg_mask
-ffffffff82c1f4ac r abm_shift
-ffffffff82c1f4c0 r abm_mask
-ffffffff82c1f508 r res_create_funcs
-ffffffff82c1f538 r res_create_maximus_funcs
-ffffffff82c1f568 r plane_cap
-ffffffff82c1f594 r le_shift
-ffffffff82c1f684 r le_mask
-ffffffff82c1fa3c r link_enc_feature
-ffffffff82c1fa50 r debug_defaults_drv
-ffffffff82c1fbc8 r cs_shift
-ffffffff82c1fbd4 r cs_mask
-ffffffff82c1fbfc r hubbub_shift
-ffffffff82c1fc84 r hubbub_mask
-ffffffff82c1fea0 r vmid_shifts
-ffffffff82c1fea8 r vmid_masks
-ffffffff82c1fec8 r hubp_shift
-ffffffff82c1ffc4 r hubp_mask
-ffffffff82c203b4 r tf_shift
-ffffffff82c20684 r tf_mask
-ffffffff82c211c4 r opp_shift
-ffffffff82c211fc r opp_mask
-ffffffff82c212d0 r optc_shift
-ffffffff82c21390 r optc_mask
-ffffffff82c21690 r mpc_shift
-ffffffff82c2176c r mpc_mask
-ffffffff82c21ad8 r dsc_shift
-ffffffff82c21b90 r dsc_mask
-ffffffff82c21e68 r dwbc30_shift
-ffffffff82c21f9c r dwbc30_mask
-ffffffff82c22464 r mcif_wb30_shift
-ffffffff82c22510 r mcif_wb30_mask
-ffffffff82c227bc r aux_mask
-ffffffff82c2281c r aux_shift
-ffffffff82c22834 r i2c_shifts
-ffffffff82c22860 r i2c_masks
-ffffffff82c22904 r audio_shift
-ffffffff82c2291c r audio_mask
-ffffffff82c22958 r se_shift
-ffffffff82c22a34 r se_mask
-ffffffff82c22da0 r vpg_shift
-ffffffff82c22dc8 r vpg_mask
-ffffffff82c22e5c r afmt_shift
-ffffffff82c22e70 r afmt_mask
-ffffffff82c22eb4 r hpo_dp_se_shift
-ffffffff82c22edc r hpo_dp_se_mask
-ffffffff82c22f7c r apg_shift
-ffffffff82c22f84 r apg_mask
-ffffffff82c22f9c r hpo_dp_le_shift
-ffffffff82c22fb8 r hpo_dp_le_mask
-ffffffff82c2301c r hwseq_shift
-ffffffff82c2309c r hwseq_mask
-ffffffff82c24000 r dcn321_link_enc_funcs
-ffffffff82c25000 r res_cap_dcn321
-ffffffff82c25040 r debug_defaults_diags
-ffffffff82c251b8 r dccg_shift
-ffffffff82c25250 r dccg_mask
-ffffffff82c254ac r abm_shift
-ffffffff82c254c0 r abm_mask
-ffffffff82c25508 r res_create_funcs
-ffffffff82c25538 r res_create_maximus_funcs
-ffffffff82c25568 r plane_cap
-ffffffff82c25594 r le_shift
-ffffffff82c25684 r le_mask
-ffffffff82c25a3c r link_enc_feature
-ffffffff82c25a50 r debug_defaults_drv
-ffffffff82c25bc8 r cs_shift
-ffffffff82c25bd4 r cs_mask
-ffffffff82c25bfc r hubbub_shift
-ffffffff82c25c84 r hubbub_mask
-ffffffff82c25ea0 r vmid_shifts
-ffffffff82c25ea8 r vmid_masks
-ffffffff82c25ec8 r hubp_shift
-ffffffff82c25fc4 r hubp_mask
-ffffffff82c263b4 r tf_shift
-ffffffff82c26684 r tf_mask
-ffffffff82c271c4 r opp_shift
-ffffffff82c271fc r opp_mask
-ffffffff82c272d0 r optc_shift
-ffffffff82c27390 r optc_mask
-ffffffff82c27690 r mpc_shift
-ffffffff82c2776c r mpc_mask
-ffffffff82c27ad8 r dsc_shift
-ffffffff82c27b90 r dsc_mask
-ffffffff82c27e68 r dwbc30_shift
-ffffffff82c27f9c r dwbc30_mask
-ffffffff82c28464 r mcif_wb30_shift
-ffffffff82c28510 r mcif_wb30_mask
-ffffffff82c287bc r aux_mask
-ffffffff82c2881c r aux_shift
-ffffffff82c28834 r i2c_shifts
-ffffffff82c28860 r i2c_masks
-ffffffff82c28904 r audio_shift
-ffffffff82c2891c r audio_mask
-ffffffff82c28958 r se_shift
-ffffffff82c28a34 r se_mask
-ffffffff82c28da0 r vpg_shift
-ffffffff82c28dc8 r vpg_mask
-ffffffff82c28e5c r afmt_shift
-ffffffff82c28e70 r afmt_mask
-ffffffff82c28eb4 r hpo_dp_se_shift
-ffffffff82c28edc r hpo_dp_se_mask
-ffffffff82c28f7c r apg_shift
-ffffffff82c28f84 r apg_mask
-ffffffff82c28f9c r hpo_dp_le_shift
-ffffffff82c28fb8 r hpo_dp_le_mask
-ffffffff82c2901c r hwseq_shift
-ffffffff82c2909c r hwseq_mask
-ffffffff82c2b000 R dcn10_soc_defaults
-ffffffff82c2b08c R dcn10_ip_defaults
-ffffffff82c36000 R dml20_funcs
-ffffffff82c36030 R dml20v2_funcs
-ffffffff82c36060 R dml21_funcs
-ffffffff82c36090 R dml30_funcs
-ffffffff82c360c0 R dml31_funcs
-ffffffff82c360f0 R dml314_funcs
-ffffffff82c36120 R dml32_funcs
-ffffffff82c39000 R qp_table_422_10bpc_min
-ffffffff82c39740 R qp_table_444_8bpc_max
-ffffffff82c3a080 R qp_table_420_12bpc_max
-ffffffff82c3a7c0 R qp_table_444_10bpc_min
-ffffffff82c3b400 R qp_table_420_8bpc_max
-ffffffff82c3b840 R qp_table_444_8bpc_min
-ffffffff82c3c180 R qp_table_444_12bpc_min
-ffffffff82c3d0c0 R qp_table_420_12bpc_min
-ffffffff82c3d800 R qp_table_422_12bpc_min
-ffffffff82c3e140 R qp_table_422_12bpc_max
-ffffffff82c3ea80 R qp_table_444_12bpc_max
-ffffffff82c3f9c0 R qp_table_420_8bpc_min
-ffffffff82c3fe00 R qp_table_422_8bpc_min
-ffffffff82c40340 R qp_table_422_10bpc_max
-ffffffff82c40a80 R qp_table_420_10bpc_max
-ffffffff82c41040 R qp_table_420_10bpc_min
-ffffffff82c41600 R qp_table_444_10bpc_max
-ffffffff82c42240 R qp_table_422_8bpc_max
-ffffffff82c44000 r funcs
-ffffffff82c44050 r hpd_regs
-ffffffff82c441a0 r hpd_shift
-ffffffff82c441b0 r hpd_mask
-ffffffff82c441c0 r ddc_data_regs
-ffffffff82c443a0 r ddc_clk_regs
-ffffffff82c44580 r ddc_shift
-ffffffff82c445a8 r ddc_mask
+ffffffff82b5c000 r reg_offsets
+ffffffff82b5d000 r bios_regs
+ffffffff82b5d010 r clk_src_regs
+ffffffff82b5d208 r dmcu_regs
+ffffffff82b5d264 r dmcu_shift
+ffffffff82b5d278 r dmcu_mask
+ffffffff82b5d2c4 r abm_regs
+ffffffff82b5d304 r abm_shift
+ffffffff82b5d318 r abm_mask
+ffffffff82b5d360 r dce112_tg_offsets
+ffffffff82b5d3a8 r res_create_funcs
+ffffffff82b5d3d8 r plane_cap
+ffffffff82b5d404 r polaris_11_resource_cap
+ffffffff82b5d440 r polaris_10_resource_cap
+ffffffff82b5d480 r dce112_res_pool_funcs
+ffffffff82b5d560 r panel_cntl_regs
+ffffffff82b5d580 r panel_cntl_shift
+ffffffff82b5d590 r panel_cntl_mask
+ffffffff82b5d5d0 r link_enc_regs
+ffffffff82b5d990 r link_enc_aux_regs
+ffffffff82b5d9e0 r link_enc_hpd_regs
+ffffffff82b5d9f8 r link_enc_feature
+ffffffff82b5da08 r cs_shift
+ffffffff82b5da14 r cs_mask
+ffffffff82b5da40 r mi_regs
+ffffffff82b5dd58 r mi_shifts
+ffffffff82b5dda0 r mi_masks
+ffffffff82b5dec0 r ipp_regs
+ffffffff82b5e0b8 r ipp_shift
+ffffffff82b5e0e0 r ipp_mask
+ffffffff82b5e180 r xfm_regs
+ffffffff82b5e720 r xfm_shift
+ffffffff82b5e780 r xfm_mask
+ffffffff82b5e900 r opp_regs
+ffffffff82b5ea50 r opp_shift
+ffffffff82b5ea7c r opp_mask
+ffffffff82b5eb30 r aux_engine_regs
+ffffffff82b5ec20 r aux_mask
+ffffffff82b5ec80 r aux_shift
+ffffffff82b5eca0 r i2c_hw_regs
+ffffffff82b5edf0 r i2c_shifts
+ffffffff82b5ee1c r i2c_masks
+ffffffff82b5eec0 r audio_regs
+ffffffff82b5efc8 r audio_shift
+ffffffff82b5efe0 r audio_mask
+ffffffff82b5f020 r stream_enc_regs
+ffffffff82b5f5d8 r se_shift
+ffffffff82b5f65c r se_mask
+ffffffff82b5f860 r hwseq_reg
+ffffffff82b5fa7c r hwseq_shift
+ffffffff82b5fafc r hwseq_mask
+ffffffff82b60000 r bios_regs
+ffffffff82b60008 r res_cap
+ffffffff82b60048 r dce120_res_pool_funcs
+ffffffff82b60128 r debug_defaults
+ffffffff82b602a0 r clk_src_regs
+ffffffff82b60498 r dmcu_regs
+ffffffff82b604f4 r dmcu_shift
+ffffffff82b60508 r dmcu_mask
+ffffffff82b60554 r abm_regs
+ffffffff82b60594 r abm_shift
+ffffffff82b605a8 r abm_mask
+ffffffff82b605f0 r dce120_tg_offsets
+ffffffff82b60638 r dce121_res_create_funcs
+ffffffff82b60668 r res_create_funcs
+ffffffff82b60698 r plane_cap
+ffffffff82b606d0 r panel_cntl_regs
+ffffffff82b606f0 r panel_cntl_shift
+ffffffff82b60700 r panel_cntl_mask
+ffffffff82b60740 r link_enc_regs
+ffffffff82b60b00 r link_enc_aux_regs
+ffffffff82b60b50 r link_enc_hpd_regs
+ffffffff82b60b68 r link_enc_feature
+ffffffff82b60b78 r cs_shift
+ffffffff82b60b84 r cs_mask
+ffffffff82b60bb0 r mi_regs
+ffffffff82b60ec8 r mi_shifts
+ffffffff82b60f10 r mi_masks
+ffffffff82b61030 r ipp_regs
+ffffffff82b61228 r ipp_shift
+ffffffff82b61250 r ipp_mask
+ffffffff82b612f0 r xfm_regs
+ffffffff82b61890 r xfm_shift
+ffffffff82b618f0 r xfm_mask
+ffffffff82b61a70 r opp_regs
+ffffffff82b61bc0 r opp_shift
+ffffffff82b61bec r opp_mask
+ffffffff82b61ca0 r aux_engine_regs
+ffffffff82b61d90 r aux_mask
+ffffffff82b61df0 r aux_shift
+ffffffff82b61e10 r i2c_hw_regs
+ffffffff82b61f60 r i2c_shifts
+ffffffff82b61f8c r i2c_masks
+ffffffff82b62030 r audio_regs
+ffffffff82b62164 r audio_shift
+ffffffff82b6217c r audio_mask
+ffffffff82b621c0 r stream_enc_regs
+ffffffff82b62778 r se_shift
+ffffffff82b627fc r se_mask
+ffffffff82b62a00 r dce121_hwseq_reg
+ffffffff82b62c1c r dce121_hwseq_shift
+ffffffff82b62c9c r dce121_hwseq_mask
+ffffffff82b62e90 r hwseq_reg
+ffffffff82b630ac r hwseq_shift
+ffffffff82b6312c r hwseq_mask
+ffffffff82b64000 r dce120_tg_funcs
+ffffffff82b65000 r bios_regs
+ffffffff82b65008 r res_cap
+ffffffff82b65048 r dce80_res_pool_funcs
+ffffffff82b65130 r clk_src_regs
+ffffffff82b6522c r dmcu_regs
+ffffffff82b65288 r dmcu_shift
+ffffffff82b6529c r dmcu_mask
+ffffffff82b652e8 r abm_regs
+ffffffff82b65328 r abm_shift
+ffffffff82b6533c r abm_mask
+ffffffff82b65390 r dce80_tg_offsets
+ffffffff82b653d8 r plane_cap
+ffffffff82b65408 r res_create_funcs
+ffffffff82b65440 r panel_cntl_regs
+ffffffff82b65460 r panel_cntl_shift
+ffffffff82b65470 r panel_cntl_mask
+ffffffff82b654b0 r link_enc_regs
+ffffffff82b65870 r link_enc_aux_regs
+ffffffff82b658c0 r link_enc_hpd_regs
+ffffffff82b658d8 r link_enc_feature
+ffffffff82b658e8 r cs_shift
+ffffffff82b658f4 r cs_mask
+ffffffff82b65920 r mi_regs
+ffffffff82b65c38 r mi_shifts
+ffffffff82b65c80 r mi_masks
+ffffffff82b65da0 r ipp_regs
+ffffffff82b65f98 r ipp_shift
+ffffffff82b65fc0 r ipp_mask
+ffffffff82b66060 r xfm_regs
+ffffffff82b66600 r xfm_shift
+ffffffff82b66660 r xfm_mask
+ffffffff82b667e0 r opp_regs
+ffffffff82b66930 r opp_shift
+ffffffff82b6695c r opp_mask
+ffffffff82b66a10 r aux_engine_regs
+ffffffff82b66b00 r aux_mask
+ffffffff82b66b60 r aux_shift
+ffffffff82b66b80 r i2c_hw_regs
+ffffffff82b66cd0 r i2c_shifts
+ffffffff82b66cfc r i2c_masks
+ffffffff82b66da0 r audio_regs
+ffffffff82b66ed4 r audio_shift
+ffffffff82b66eec r audio_mask
+ffffffff82b66f30 r stream_enc_regs
+ffffffff82b675dc r se_shift
+ffffffff82b67660 r se_mask
+ffffffff82b67864 r hwseq_reg
+ffffffff82b67a80 r hwseq_shift
+ffffffff82b67b00 r hwseq_mask
+ffffffff82b67cf4 r res_cap_81
+ffffffff82b67d30 r res_cap_83
+ffffffff82b68000 r reg_offsets
+ffffffff82b68048 r dce80_tg_funcs
+ffffffff82b69000 r dcn10_dpp_funcs
+ffffffff82b6a000 r dpp_input_csc_matrix
+ffffffff82b6c000 r hubbub1_funcs
+ffffffff82b6d000 r dcn10_hubp_funcs
+ffffffff82b6e000 r reduceSizeAndFraction.prime_numbers
+ffffffff82b70000 r dcn10_funcs
+ffffffff82b702c0 r dcn10_private_funcs
+ffffffff82b71000 r dcn10_ipp_funcs
+ffffffff82b71048 r dcn20_ipp_funcs
+ffffffff82b72000 r dcn10_lnk_enc_funcs
+ffffffff82b73000 r dcn10_mpc_funcs
+ffffffff82b74000 r dcn10_opp_funcs
+ffffffff82b75000 r dcn10_tg_funcs
+ffffffff82b76000 r bios_regs
+ffffffff82b76008 r rv2_res_cap
+ffffffff82b76044 r res_cap
+ffffffff82b76080 r debug_defaults_drv
+ffffffff82b761f8 r debug_defaults_diags
+ffffffff82b76370 r clk_src_regs
+ffffffff82b764c0 r dmcu_regs
+ffffffff82b7651c r dmcu_shift
+ffffffff82b76530 r dmcu_mask
+ffffffff82b7657c r abm_regs
+ffffffff82b765bc r abm_shift
+ffffffff82b765d0 r abm_mask
+ffffffff82b76618 r res_create_funcs
+ffffffff82b76648 r res_create_maximus_funcs
+ffffffff82b76678 r plane_cap
+ffffffff82b766a8 r dcn10_res_pool_funcs
+ffffffff82b76790 r panel_cntl_regs
+ffffffff82b767b0 r panel_cntl_shift
+ffffffff82b767c0 r panel_cntl_mask
+ffffffff82b76800 r link_enc_regs
+ffffffff82b76d10 r link_enc_aux_regs
+ffffffff82b76d50 r link_enc_hpd_regs
+ffffffff82b76d60 r le_shift
+ffffffff82b76e50 r le_mask
+ffffffff82b77208 r link_enc_feature
+ffffffff82b77218 r cs_shift
+ffffffff82b77224 r cs_mask
+ffffffff82b77250 r hubp_regs
+ffffffff82b77900 r hubp_shift
+ffffffff82b779c4 r hubp_mask
+ffffffff82b77cd0 r ipp_regs
+ffffffff82b77db0 r ipp_shift
+ffffffff82b77dcc r ipp_mask
+ffffffff82b77e40 r tf_regs
+ffffffff82b78da0 r tf_shift
+ffffffff82b79008 r tf_mask
+ffffffff82b799a0 r opp_regs
+ffffffff82b79a70 r opp_shift
+ffffffff82b79a90 r opp_mask
+ffffffff82b79b10 r tg_regs
+ffffffff82b7a010 r tg_shift
+ffffffff82b7a0d0 r tg_mask
+ffffffff82b7a3d0 r aux_engine_regs
+ffffffff82b7a4c0 r aux_mask
+ffffffff82b7a520 r aux_shift
+ffffffff82b7a540 r i2c_hw_regs
+ffffffff82b7a690 r i2c_shifts
+ffffffff82b7a6bc r i2c_masks
+ffffffff82b7a760 r mpc_regs
+ffffffff82b7a880 r mpc_shift
+ffffffff82b7a898 r mpc_mask
+ffffffff82b7a8f4 r hubbub_reg
+ffffffff82b7aa68 r hubbub_shift
+ffffffff82b7aaf0 r hubbub_mask
+ffffffff82b7ad10 r audio_regs
+ffffffff82b7adc0 r audio_shift
+ffffffff82b7add8 r audio_mask
+ffffffff82b7ae20 r stream_enc_regs
+ffffffff82b7b370 r se_shift
+ffffffff82b7b44c r se_mask
+ffffffff82b7b7b8 r hwseq_reg
+ffffffff82b7b9d4 r hwseq_shift
+ffffffff82b7ba54 r hwseq_mask
+ffffffff82b7c000 r audio_clock_info_table_48bpc
+ffffffff82b7c190 r audio_clock_info_table_36bpc
+ffffffff82b7c320 r audio_clock_info_table
+ffffffff82b7c4e0 r dcn10_str_enc_funcs
+ffffffff82b7d000 r dccg2_funcs
+ffffffff82b7f000 r dpp_input_csc_matrix
+ffffffff82b80000 R dcn20_dsc_funcs
+ffffffff82b81000 R dcn20_dwbc_funcs
+ffffffff82b82000 r filter_12tap_16p_upscale
+ffffffff82b820e0 r filter_12tap_16p_117
+ffffffff82b821c0 r filter_12tap_16p_150
+ffffffff82b822a0 r filter_12tap_16p_183
+ffffffff82b82380 r filter_11tap_16p_upscale
+ffffffff82b82450 r filter_11tap_16p_117
+ffffffff82b82520 r filter_11tap_16p_150
+ffffffff82b825f0 r filter_11tap_16p_183
+ffffffff82b826c0 r filter_10tap_16p_upscale
+ffffffff82b82780 r filter_10tap_16p_117
+ffffffff82b82840 r filter_10tap_16p_150
+ffffffff82b82900 r filter_10tap_16p_183
+ffffffff82b829c0 r filter_9tap_16p_upscale
+ffffffff82b82a70 r filter_9tap_16p_117
+ffffffff82b82b20 r filter_9tap_16p_150
+ffffffff82b82bd0 r filter_9tap_16p_183
+ffffffff82b82c80 r filter_8tap_16p_upscale
+ffffffff82b82d10 r filter_8tap_16p_117
+ffffffff82b82da0 r filter_8tap_16p_150
+ffffffff82b82e30 r filter_8tap_16p_183
+ffffffff82b82ec0 r filter_7tap_16p_upscale
+ffffffff82b82f40 r filter_7tap_16p_117
+ffffffff82b82fc0 r filter_7tap_16p_150
+ffffffff82b83040 r filter_7tap_16p_183
+ffffffff82b830c0 r filter_6tap_16p_upscale
+ffffffff82b83130 r filter_6tap_16p_117
+ffffffff82b831a0 r filter_6tap_16p_150
+ffffffff82b83210 r filter_6tap_16p_183
+ffffffff82b83280 r filter_5tap_16p_upscale
+ffffffff82b832e0 r filter_5tap_16p_117
+ffffffff82b83340 r filter_5tap_16p_150
+ffffffff82b833a0 r filter_5tap_16p_183
+ffffffff82b83400 r filter_4tap_16p_upscale
+ffffffff82b83450 r filter_4tap_16p_117
+ffffffff82b834a0 r filter_4tap_16p_150
+ffffffff82b834f0 r filter_4tap_16p_183
+ffffffff82b83540 r filter_3tap_16p_upscale
+ffffffff82b83580 r filter_3tap_16p_117
+ffffffff82b835c0 r filter_3tap_16p_150
+ffffffff82b83600 r filter_3tap_16p_183
+ffffffff82b84000 r hubbub2_funcs
+ffffffff82b85000 r dcn20_funcs
+ffffffff82b852c0 r dcn20_private_funcs
+ffffffff82b86000 r dcn2_mpll_cfg
+ffffffff82b86190 r dcn20_link_enc_funcs
+ffffffff82b87000 R dcn20_mmhubbub_funcs
+ffffffff82b88000 R dcn20_mpc_funcs
+ffffffff82b89000 r tf_regs
+ffffffff82b8a920 r tf_shift
+ffffffff82b8aba4 r tf_mask
+ffffffff82b8b5c0 r ipp_regs
+ffffffff82b8b710 r ipp_shift
+ffffffff82b8b72c r ipp_mask
+ffffffff82b8b7a0 r opp_regs
+ffffffff82b8b9b0 r opp_shift
+ffffffff82b8b9e8 r opp_mask
+ffffffff82b8bac0 r aux_engine_regs
+ffffffff82b8bbb0 r aux_mask
+ffffffff82b8bc10 r aux_shift
+ffffffff82b8bc30 r i2c_hw_regs
+ffffffff82b8bd80 r i2c_shifts
+ffffffff82b8bdac r i2c_masks
+ffffffff82b8be50 r mpc_regs
+ffffffff82b8c398 r mpc_shift
+ffffffff82b8c3e0 r mpc_mask
+ffffffff82b8c4f4 r hubbub_reg
+ffffffff82b8c668 r hubbub_shift
+ffffffff82b8c6f0 r hubbub_mask
+ffffffff82b8c90c r res_cap_nv10
+ffffffff82b8c950 r vmid_regs
+ffffffff82b8cb10 r vmid_shifts
+ffffffff82b8cb18 r vmid_masks
+ffffffff82b8cb40 r tg_regs
+ffffffff82b8d2c0 r tg_shift
+ffffffff82b8d380 r tg_mask
+ffffffff82b8d680 r link_enc_regs
+ffffffff82b8de20 r link_enc_aux_regs
+ffffffff82b8de80 r link_enc_hpd_regs
+ffffffff82b8de98 r le_shift
+ffffffff82b8df88 r le_mask
+ffffffff82b8e340 r stream_enc_regs
+ffffffff82b8eb38 r se_shift
+ffffffff82b8ec14 r se_mask
+ffffffff82b8ef80 r hwseq_reg
+ffffffff82b8f19c r hwseq_shift
+ffffffff82b8f21c r hwseq_mask
+ffffffff82b8f410 r dsc_regs
+ffffffff82b8f8a8 r dsc_shift
+ffffffff82b8f960 r dsc_mask
+ffffffff82b8fc40 r hubp_regs
+ffffffff82b90888 r hubp_shift
+ffffffff82b90984 r hubp_mask
+ffffffff82b90d80 r dwbc20_regs
+ffffffff82b90e38 r dwbc20_shift
+ffffffff82b90eb8 r dwbc20_mask
+ffffffff82b910b0 r mcif_wb20_regs
+ffffffff82b91190 r mcif_wb20_shift
+ffffffff82b91230 r mcif_wb20_mask
+ffffffff82b914b0 r link_enc_feature
+ffffffff82b914c0 r bios_regs
+ffffffff82b914c8 r dcn20_res_pool_funcs
+ffffffff82b915a8 r res_cap_nv14
+ffffffff82b915e8 r debug_defaults_drv
+ffffffff82b91760 r debug_defaults_diags
+ffffffff82b918e0 r clk_src_regs
+ffffffff82b91ad8 r dccg_regs
+ffffffff82b91bc4 r dccg_shift
+ffffffff82b91c5c r dccg_mask
+ffffffff82b91eb8 r dmcu_regs
+ffffffff82b91f14 r dmcu_shift
+ffffffff82b91f28 r dmcu_mask
+ffffffff82b91f74 r abm_regs
+ffffffff82b91fb4 r abm_shift
+ffffffff82b91fc8 r abm_mask
+ffffffff82b92010 r res_create_funcs
+ffffffff82b92040 r res_create_maximus_funcs
+ffffffff82b92070 r plane_cap
+ffffffff82b920a0 r panel_cntl_regs
+ffffffff82b920c0 r panel_cntl_shift
+ffffffff82b920d0 r panel_cntl_mask
+ffffffff82b9210c r cs_shift
+ffffffff82b92118 r cs_mask
+ffffffff82b92140 r audio_regs
+ffffffff82b92274 r audio_shift
+ffffffff82b9228c r audio_mask
+ffffffff82b93000 r dcn20_str_enc_funcs
+ffffffff82b94000 r dccg201_funcs
+ffffffff82b95000 r hubbub201_funcs
+ffffffff82b96000 r dcn201_funcs
+ffffffff82b962c0 r dcn201_private_funcs
+ffffffff82b97000 r dcn201_link_enc_funcs
+ffffffff82b98000 R dcn201_mpc_funcs
+ffffffff82b99000 r bios_regs
+ffffffff82b99008 r res_cap_dnc201
+ffffffff82b99048 r debug_defaults_drv
+ffffffff82b991c0 r clk_src_regs
+ffffffff82b99268 r dccg_regs
+ffffffff82b99354 r dccg_shift
+ffffffff82b993ec r dccg_mask
+ffffffff82b99648 r res_create_funcs
+ffffffff82b99678 r res_create_maximus_funcs
+ffffffff82b996a8 r plane_cap
+ffffffff82b996e0 r link_enc_regs
+ffffffff82b99970 r link_enc_aux_regs
+ffffffff82b99990 r link_enc_hpd_regs
+ffffffff82b99998 r le_shift
+ffffffff82b99a88 r le_mask
+ffffffff82b99e40 r link_enc_feature
+ffffffff82b99e50 r cs_shift
+ffffffff82b99e5c r cs_mask
+ffffffff82b99e90 r hubp_regs
+ffffffff82b9a620 r hubp_shift
+ffffffff82b9a6f8 r hubp_mask
+ffffffff82b9aa60 r ipp_regs
+ffffffff82b9ab40 r ipp_shift
+ffffffff82b9ab5c r ipp_mask
+ffffffff82b9abd0 r tf_regs
+ffffffff82b9bc10 r tf_shift
+ffffffff82b9be94 r tf_mask
+ffffffff82b9c8b0 r opp_regs
+ffffffff82b9c960 r opp_shift
+ffffffff82b9c998 r opp_mask
+ffffffff82b9ca70 r aux_engine_regs
+ffffffff82b9cac0 r aux_mask
+ffffffff82b9cb20 r aux_shift
+ffffffff82b9cb40 r i2c_hw_regs
+ffffffff82b9cbb0 r i2c_shifts
+ffffffff82b9cbdc r i2c_masks
+ffffffff82b9cc80 r tg_regs
+ffffffff82b9cf00 r tg_shift
+ffffffff82b9cfc0 r tg_mask
+ffffffff82b9d2c0 r mpc_regs
+ffffffff82b9d808 r mpc_shift
+ffffffff82b9d854 r mpc_mask
+ffffffff82b9d97c r hubbub_reg
+ffffffff82b9daf0 r hubbub_shift
+ffffffff82b9db78 r hubbub_mask
+ffffffff82b9dda0 r audio_regs
+ffffffff82b9ddf8 r audio_shift
+ffffffff82b9de10 r audio_mask
+ffffffff82b9de50 r stream_enc_regs
+ffffffff82b9e0f8 r se_shift
+ffffffff82b9e1d4 r se_mask
+ffffffff82b9e540 r hwseq_reg
+ffffffff82b9e75c r hwseq_shift
+ffffffff82b9e7dc r hwseq_mask
+ffffffff82b9f000 r dccg21_funcs
+ffffffff82ba0000 r hubbub21_funcs
+ffffffff82ba1000 r dcn21_funcs
+ffffffff82ba12c0 r dcn21_private_funcs
+ffffffff82ba2000 r dcn21_mpll_cfg_ref
+ffffffff82ba2190 r dcn21_link_enc_funcs
+ffffffff82ba3000 r bios_regs
+ffffffff82ba3008 r res_cap_rn
+ffffffff82ba3048 r dcn21_res_pool_funcs
+ffffffff82ba3128 r debug_defaults_drv
+ffffffff82ba32a0 r debug_defaults_diags
+ffffffff82ba3420 r clk_src_regs
+ffffffff82ba35c4 r dccg_regs
+ffffffff82ba36b0 r dccg_shift
+ffffffff82ba3748 r dccg_mask
+ffffffff82ba39a4 r dmcu_regs
+ffffffff82ba3a00 r dmcu_shift
+ffffffff82ba3a14 r dmcu_mask
+ffffffff82ba3a60 r abm_regs
+ffffffff82ba3aa0 r abm_shift
+ffffffff82ba3ab4 r abm_mask
+ffffffff82ba3b00 r res_create_funcs
+ffffffff82ba3b30 r res_create_maximus_funcs
+ffffffff82ba3b60 r plane_cap
+ffffffff82ba3b90 r panel_cntl_regs
+ffffffff82ba3bb0 r panel_cntl_shift
+ffffffff82ba3bc0 r panel_cntl_mask
+ffffffff82ba3c00 r link_enc_regs
+ffffffff82ba4260 r link_enc_aux_regs
+ffffffff82ba42b0 r link_enc_hpd_regs
+ffffffff82ba42c4 r le_shift
+ffffffff82ba43b4 r le_mask
+ffffffff82ba476c r link_enc_feature
+ffffffff82ba477c r panel_config_defaults
+ffffffff82ba47b8 r cs_shift
+ffffffff82ba47c4 r cs_mask
+ffffffff82ba47f0 r hubp_regs
+ffffffff82ba5020 r hubp_shift
+ffffffff82ba511c r hubp_mask
+ffffffff82ba5510 r ipp_regs
+ffffffff82ba55f0 r ipp_shift
+ffffffff82ba560c r ipp_mask
+ffffffff82ba5680 r tf_regs
+ffffffff82ba6740 r tf_shift
+ffffffff82ba69c4 r tf_mask
+ffffffff82ba73e0 r opp_regs
+ffffffff82ba75f0 r opp_shift
+ffffffff82ba7628 r opp_mask
+ffffffff82ba7700 r tg_regs
+ffffffff82ba7c00 r tg_shift
+ffffffff82ba7cc0 r tg_mask
+ffffffff82ba7fc0 r aux_engine_regs
+ffffffff82ba8088 r aux_mask
+ffffffff82ba80e8 r aux_shift
+ffffffff82ba8100 r i2c_hw_regs
+ffffffff82ba8218 r i2c_shifts
+ffffffff82ba8244 r i2c_masks
+ffffffff82ba82e8 r mpc_regs
+ffffffff82ba8830 r mpc_shift
+ffffffff82ba8878 r mpc_mask
+ffffffff82ba898c r hubbub_reg
+ffffffff82ba8b00 r hubbub_shift
+ffffffff82ba8b88 r hubbub_mask
+ffffffff82ba8db0 r vmid_regs
+ffffffff82ba8f70 r vmid_shifts
+ffffffff82ba8f78 r vmid_masks
+ffffffff82ba8fa0 r dsc_regs
+ffffffff82ba9438 r dsc_shift
+ffffffff82ba94f0 r dsc_mask
+ffffffff82ba97d0 r audio_regs
+ffffffff82ba98d8 r audio_shift
+ffffffff82ba98f0 r audio_mask
+ffffffff82ba9930 r stream_enc_regs
+ffffffff82ba9fd4 r se_shift
+ffffffff82baa0b0 r se_mask
+ffffffff82baa41c r hwseq_reg
+ffffffff82baa638 r hwseq_shift
+ffffffff82baa6b8 r hwseq_mask
+ffffffff82bab000 r dccg3_funcs
+ffffffff82bac000 r dcn30_link_enc_funcs
+ffffffff82bad000 r dcn30_str_enc_funcs
+ffffffff82bae000 r dpp_input_csc_matrix
+ffffffff82baf000 R dcn30_dwbc_funcs
+ffffffff82bb0000 r hubbub30_funcs
+ffffffff82bb2000 r dcn30_funcs
+ffffffff82bb22c0 r dcn30_private_funcs
+ffffffff82bb3000 R dcn30_mmhubbub_funcs
+ffffffff82bb4000 R dcn30_mpc_funcs
+ffffffff82bb5000 r bios_regs
+ffffffff82bb5008 r res_cap_dcn3
+ffffffff82bb5048 r debug_defaults_drv
+ffffffff82bb51c0 r debug_defaults_diags
+ffffffff82bb5340 r clk_src_regs
+ffffffff82bb5538 r dccg_regs
+ffffffff82bb5624 r dccg_shift
+ffffffff82bb56bc r dccg_mask
+ffffffff82bb5920 r abm_regs
+ffffffff82bb5aa0 r abm_shift
+ffffffff82bb5ab4 r abm_mask
+ffffffff82bb5b00 r res_create_funcs
+ffffffff82bb5b30 r res_create_maximus_funcs
+ffffffff82bb5b60 r plane_cap
+ffffffff82bb5b90 r dcn30_res_pool_funcs
+ffffffff82bb5c70 r panel_cntl_regs
+ffffffff82bb5c90 r panel_cntl_shift
+ffffffff82bb5ca0 r panel_cntl_mask
+ffffffff82bb5ce0 r link_enc_regs
+ffffffff82bb6480 r link_enc_aux_regs
+ffffffff82bb64e0 r link_enc_hpd_regs
+ffffffff82bb64f8 r le_shift
+ffffffff82bb65e8 r le_mask
+ffffffff82bb69a0 r link_enc_feature
+ffffffff82bb69b0 r panel_config_defaults
+ffffffff82bb69ec r cs_shift
+ffffffff82bb69f8 r cs_mask
+ffffffff82bb6a20 r hubbub_reg
+ffffffff82bb6b94 r hubbub_shift
+ffffffff82bb6c1c r hubbub_mask
+ffffffff82bb6e40 r vmid_regs
+ffffffff82bb7000 r vmid_shifts
+ffffffff82bb7008 r vmid_masks
+ffffffff82bb7030 r hubp_regs
+ffffffff82bb7c78 r hubp_shift
+ffffffff82bb7d74 r hubp_mask
+ffffffff82bb8170 r dpp_regs
+ffffffff82bba0f0 r tf_shift
+ffffffff82bba3c0 r tf_mask
+ffffffff82bbaf00 r opp_regs
+ffffffff82bbb110 r opp_shift
+ffffffff82bbb148 r opp_mask
+ffffffff82bbb220 r optc_regs
+ffffffff82bbb9a0 r optc_shift
+ffffffff82bbba60 r optc_mask
+ffffffff82bbbd60 r mpc_regs
+ffffffff82bbd54c r mpc_shift
+ffffffff82bbd628 r mpc_mask
+ffffffff82bbd9a0 r dsc_regs
+ffffffff82bbde38 r dsc_shift
+ffffffff82bbdef0 r dsc_mask
+ffffffff82bbe1d0 r dwbc30_regs
+ffffffff82bbe3ac r dwbc30_shift
+ffffffff82bbe4e0 r dwbc30_mask
+ffffffff82bbe9b0 r mcif_wb30_regs
+ffffffff82bbeaac r mcif_wb30_shift
+ffffffff82bbeb58 r mcif_wb30_mask
+ffffffff82bbee10 r aux_engine_regs
+ffffffff82bbef00 r aux_mask
+ffffffff82bbef60 r aux_shift
+ffffffff82bbef80 r i2c_hw_regs
+ffffffff82bbf0d0 r i2c_shifts
+ffffffff82bbf0fc r i2c_masks
+ffffffff82bbf1a0 r audio_regs
+ffffffff82bbf2d4 r audio_shift
+ffffffff82bbf2ec r audio_mask
+ffffffff82bbf330 r stream_enc_regs
+ffffffff82bbfb28 r se_shift
+ffffffff82bbfc04 r se_mask
+ffffffff82bbff70 r vpg_regs
+ffffffff82bbfffc r vpg_shift
+ffffffff82bc0024 r vpg_mask
+ffffffff82bc00c0 r afmt_regs
+ffffffff82bc01bc r afmt_shift
+ffffffff82bc01d0 r afmt_mask
+ffffffff82bc0214 r hwseq_reg
+ffffffff82bc0430 r hwseq_shift
+ffffffff82bc04b0 r hwseq_mask
+ffffffff82bc1000 r dccg301_funcs
+ffffffff82bc2000 r dcn301_link_enc_funcs
+ffffffff82bc3000 r hubbub301_funcs
+ffffffff82bc4000 r dcn301_funcs
+ffffffff82bc42c0 r dcn301_private_funcs
+ffffffff82bc5000 r dcn301_link_panel_cntl_funcs
+ffffffff82bc6000 r bios_regs
+ffffffff82bc6008 r debug_defaults_drv
+ffffffff82bc6180 r debug_defaults_diags
+ffffffff82bc6300 r clk_src_regs
+ffffffff82bc6450 r dccg_regs
+ffffffff82bc653c r dccg_shift
+ffffffff82bc65d4 r dccg_mask
+ffffffff82bc6830 r abm_regs
+ffffffff82bc6930 r abm_shift
+ffffffff82bc6944 r abm_mask
+ffffffff82bc6990 r res_create_funcs
+ffffffff82bc69c0 r res_create_maximus_funcs
+ffffffff82bc69f0 r plane_cap
+ffffffff82bc6a20 r panel_cntl_regs
+ffffffff82bc6a60 r panel_cntl_shift
+ffffffff82bc6a70 r panel_cntl_mask
+ffffffff82bc6ab0 r link_enc_regs
+ffffffff82bc6fc0 r link_enc_aux_regs
+ffffffff82bc7000 r link_enc_hpd_regs
+ffffffff82bc7010 r le_shift
+ffffffff82bc7100 r le_mask
+ffffffff82bc74b8 r link_enc_feature
+ffffffff82bc74c8 r cs_shift
+ffffffff82bc74d4 r cs_mask
+ffffffff82bc74fc r hubbub_reg
+ffffffff82bc7670 r hubbub_shift
+ffffffff82bc76f8 r hubbub_mask
+ffffffff82bc7920 r vmid_regs
+ffffffff82bc7ae0 r vmid_shifts
+ffffffff82bc7ae8 r vmid_masks
+ffffffff82bc7b10 r hubp_regs
+ffffffff82bc8340 r hubp_shift
+ffffffff82bc843c r hubp_mask
+ffffffff82bc8830 r dpp_regs
+ffffffff82bc9d30 r tf_shift
+ffffffff82bca000 r tf_mask
+ffffffff82bcab40 r opp_regs
+ffffffff82bcaca0 r opp_shift
+ffffffff82bcacd8 r opp_mask
+ffffffff82bcadb0 r optc_regs
+ffffffff82bcb2b0 r optc_shift
+ffffffff82bcb370 r optc_mask
+ffffffff82bcb670 r mpc_regs
+ffffffff82bcce5c r mpc_shift
+ffffffff82bccf38 r mpc_mask
+ffffffff82bcd2b0 r dsc_regs
+ffffffff82bcd4fc r dsc_shift
+ffffffff82bcd5b4 r dsc_mask
+ffffffff82bcd890 r dwbc30_regs
+ffffffff82bcda6c r dwbc30_shift
+ffffffff82bcdba0 r dwbc30_mask
+ffffffff82bce070 r mcif_wb30_regs
+ffffffff82bce16c r mcif_wb30_shift
+ffffffff82bce218 r mcif_wb30_mask
+ffffffff82bce4d0 r aux_engine_regs
+ffffffff82bce570 r aux_mask
+ffffffff82bce5d0 r aux_shift
+ffffffff82bce5f0 r i2c_hw_regs
+ffffffff82bce6d0 r i2c_shifts
+ffffffff82bce6fc r i2c_masks
+ffffffff82bce7a0 r audio_regs
+ffffffff82bce8d4 r audio_shift
+ffffffff82bce8ec r audio_mask
+ffffffff82bce930 r stream_enc_regs
+ffffffff82bcee80 r se_shift
+ffffffff82bcef5c r se_mask
+ffffffff82bcf2d0 r vpg_regs
+ffffffff82bcf320 r vpg_shift
+ffffffff82bcf348 r vpg_mask
+ffffffff82bcf3e0 r afmt_regs
+ffffffff82bcf470 r afmt_shift
+ffffffff82bcf484 r afmt_mask
+ffffffff82bcf4c8 r hwseq_reg
+ffffffff82bcf6e4 r hwseq_shift
+ffffffff82bcf764 r hwseq_mask
+ffffffff82bd0000 r bios_regs
+ffffffff82bd0008 r res_cap_dcn302
+ffffffff82bd0048 r debug_defaults_drv
+ffffffff82bd01c0 r debug_defaults_diags
+ffffffff82bd0340 r clk_src_regs
+ffffffff82bd04e4 r dccg_regs
+ffffffff82bd05d0 r dccg_shift
+ffffffff82bd0668 r dccg_mask
+ffffffff82bd08d0 r abm_regs
+ffffffff82bd0a10 r abm_shift
+ffffffff82bd0a24 r abm_mask
+ffffffff82bd0a70 r res_create_funcs
+ffffffff82bd0aa0 r res_create_maximus_funcs
+ffffffff82bd0ad0 r plane_cap
+ffffffff82bd0b00 r panel_cntl_regs
+ffffffff82bd0b20 r panel_cntl_shift
+ffffffff82bd0b30 r panel_cntl_mask
+ffffffff82bd0b70 r link_enc_regs
+ffffffff82bd11d0 r link_enc_aux_regs
+ffffffff82bd1220 r link_enc_hpd_regs
+ffffffff82bd1234 r le_shift
+ffffffff82bd1324 r le_mask
+ffffffff82bd16dc r link_enc_feature
+ffffffff82bd16ec r panel_config_defaults
+ffffffff82bd1728 r cs_shift
+ffffffff82bd1734 r cs_mask
+ffffffff82bd175c r hubbub_reg
+ffffffff82bd18d0 r hubbub_shift
+ffffffff82bd1958 r hubbub_mask
+ffffffff82bd1b80 r vmid_regs
+ffffffff82bd1d40 r vmid_shifts
+ffffffff82bd1d48 r vmid_masks
+ffffffff82bd1d70 r hubp_regs
+ffffffff82bd27ac r hubp_shift
+ffffffff82bd28a8 r hubp_mask
+ffffffff82bd2ca0 r dpp_regs
+ffffffff82bd46e0 r tf_shift
+ffffffff82bd49b0 r tf_mask
+ffffffff82bd54f0 r opp_regs
+ffffffff82bd56a8 r opp_shift
+ffffffff82bd56e0 r opp_mask
+ffffffff82bd57c0 r optc_regs
+ffffffff82bd5e00 r optc_shift
+ffffffff82bd5ec0 r optc_mask
+ffffffff82bd61c0 r mpc_regs
+ffffffff82bd79ac r mpc_shift
+ffffffff82bd7a88 r mpc_mask
+ffffffff82bd7e00 r dsc_regs
+ffffffff82bd81d4 r dsc_shift
+ffffffff82bd828c r dsc_mask
+ffffffff82bd8570 r dwbc30_regs
+ffffffff82bd874c r dwbc30_shift
+ffffffff82bd8880 r dwbc30_mask
+ffffffff82bd8d50 r mcif_wb30_regs
+ffffffff82bd8e4c r mcif_wb30_shift
+ffffffff82bd8ef8 r mcif_wb30_mask
+ffffffff82bd91b0 r aux_engine_regs
+ffffffff82bd9278 r aux_mask
+ffffffff82bd92d8 r aux_shift
+ffffffff82bd92f0 r i2c_hw_regs
+ffffffff82bd9408 r i2c_shifts
+ffffffff82bd9434 r i2c_masks
+ffffffff82bd94e0 r audio_regs
+ffffffff82bd9614 r audio_shift
+ffffffff82bd962c r audio_mask
+ffffffff82bd9670 r stream_enc_regs
+ffffffff82bd9d14 r se_shift
+ffffffff82bd9df0 r se_mask
+ffffffff82bda160 r vpg_regs
+ffffffff82bda1d8 r vpg_shift
+ffffffff82bda200 r vpg_mask
+ffffffff82bda2a0 r afmt_regs
+ffffffff82bda378 r afmt_shift
+ffffffff82bda38c r afmt_mask
+ffffffff82bda3d0 r hwseq_reg
+ffffffff82bda5ec r hwseq_shift
+ffffffff82bda66c r hwseq_mask
+ffffffff82bdb000 r bios_regs
+ffffffff82bdb008 r res_cap_dcn303
+ffffffff82bdb048 r debug_defaults_drv
+ffffffff82bdb1c0 r debug_defaults_diags
+ffffffff82bdb340 r clk_src_regs
+ffffffff82bdb3e8 r dccg_regs
+ffffffff82bdb4d4 r dccg_shift
+ffffffff82bdb56c r dccg_mask
+ffffffff82bdb7d0 r abm_regs
+ffffffff82bdb850 r abm_shift
+ffffffff82bdb864 r abm_mask
+ffffffff82bdb8b0 r res_create_funcs
+ffffffff82bdb8e0 r res_create_maximus_funcs
+ffffffff82bdb910 r plane_cap
+ffffffff82bdb940 r panel_cntl_regs
+ffffffff82bdb960 r panel_cntl_shift
+ffffffff82bdb970 r panel_cntl_mask
+ffffffff82bdb9b0 r link_enc_regs
+ffffffff82bdbc40 r link_enc_aux_regs
+ffffffff82bdbc60 r link_enc_hpd_regs
+ffffffff82bdbc68 r le_shift
+ffffffff82bdbd58 r le_mask
+ffffffff82bdc110 r link_enc_feature
+ffffffff82bdc120 r panel_config_defaults
+ffffffff82bdc15c r cs_shift
+ffffffff82bdc168 r cs_mask
+ffffffff82bdc190 r hubbub_reg
+ffffffff82bdc304 r hubbub_shift
+ffffffff82bdc38c r hubbub_mask
+ffffffff82bdc5b0 r vmid_regs
+ffffffff82bdc770 r vmid_shifts
+ffffffff82bdc778 r vmid_masks
+ffffffff82bdc7a0 r hubp_regs
+ffffffff82bdcbb8 r hubp_shift
+ffffffff82bdccb4 r hubp_mask
+ffffffff82bdd0b0 r dpp_regs
+ffffffff82bddb30 r tf_shift
+ffffffff82bdde00 r tf_mask
+ffffffff82bde940 r opp_regs
+ffffffff82bde9f0 r opp_shift
+ffffffff82bdea28 r opp_mask
+ffffffff82bdeb00 r optc_regs
+ffffffff82bded80 r optc_shift
+ffffffff82bdee40 r optc_mask
+ffffffff82bdf140 r mpc_regs
+ffffffff82be092c r mpc_shift
+ffffffff82be0a08 r mpc_mask
+ffffffff82be0d80 r dsc_regs
+ffffffff82be0f08 r dsc_shift
+ffffffff82be0fc0 r dsc_mask
+ffffffff82be12a0 r dwbc30_regs
+ffffffff82be147c r dwbc30_shift
+ffffffff82be15b0 r dwbc30_mask
+ffffffff82be1a80 r mcif_wb30_regs
+ffffffff82be1b7c r mcif_wb30_shift
+ffffffff82be1c28 r mcif_wb30_mask
+ffffffff82be1ee0 r aux_engine_regs
+ffffffff82be1f30 r aux_mask
+ffffffff82be1f90 r aux_shift
+ffffffff82be1fb0 r i2c_hw_regs
+ffffffff82be2020 r i2c_shifts
+ffffffff82be204c r i2c_masks
+ffffffff82be20f0 r audio_regs
+ffffffff82be2224 r audio_shift
+ffffffff82be223c r audio_mask
+ffffffff82be2280 r stream_enc_regs
+ffffffff82be2528 r se_shift
+ffffffff82be2604 r se_mask
+ffffffff82be2970 r vpg_regs
+ffffffff82be29ac r vpg_shift
+ffffffff82be29d4 r vpg_mask
+ffffffff82be2a70 r afmt_regs
+ffffffff82be2adc r afmt_shift
+ffffffff82be2af0 r afmt_mask
+ffffffff82be2b34 r hwseq_reg
+ffffffff82be2d50 r hwseq_shift
+ffffffff82be2dd0 r hwseq_mask
+ffffffff82be3000 r dccg31_funcs
+ffffffff82be4000 r dcn31_link_enc_funcs
+ffffffff82be5000 r dcn30_str_enc_funcs
+ffffffff82be6000 r hubbub31_funcs
+ffffffff82be7000 r dcn31_funcs
+ffffffff82be72c0 r dcn31_private_funcs
+ffffffff82be8000 r dcn31_link_panel_cntl_funcs
+ffffffff82be9000 r bios_regs
+ffffffff82be9008 r res_cap_dcn31
+ffffffff82be9048 r debug_defaults_diags
+ffffffff82be91c0 r clk_src_regs
+ffffffff82be9370 r clk_src_regs_b0
+ffffffff82be9514 r dccg_regs
+ffffffff82be9600 r dccg_shift
+ffffffff82be9698 r dccg_mask
+ffffffff82be9900 r abm_regs
+ffffffff82be9a00 r abm_shift
+ffffffff82be9a14 r abm_mask
+ffffffff82be9a60 r res_create_funcs
+ffffffff82be9a90 r res_create_maximus_funcs
+ffffffff82be9ac0 r plane_cap
+ffffffff82be9af0 r link_enc_regs
+ffffffff82bea150 r link_enc_aux_regs
+ffffffff82bea1a0 r link_enc_hpd_regs
+ffffffff82bea1b4 r le_shift
+ffffffff82bea2a4 r le_mask
+ffffffff82bea65c r link_enc_feature
+ffffffff82bea66c r panel_config_defaults
+ffffffff82bea6a8 r debug_defaults_drv
+ffffffff82bea820 r cs_shift
+ffffffff82bea82c r cs_mask
+ffffffff82bea854 r hubbub_reg
+ffffffff82bea9c8 r hubbub_shift
+ffffffff82beaa50 r hubbub_mask
+ffffffff82beac70 r vmid_regs
+ffffffff82beae30 r vmid_shifts
+ffffffff82beae38 r vmid_masks
+ffffffff82beae60 r hubp_regs
+ffffffff82beb690 r hubp_shift
+ffffffff82beb78c r hubp_mask
+ffffffff82bebb80 r dpp_regs
+ffffffff82bed080 r tf_shift
+ffffffff82bed350 r tf_mask
+ffffffff82bede90 r opp_regs
+ffffffff82bedff0 r opp_shift
+ffffffff82bee028 r opp_mask
+ffffffff82bee100 r optc_regs
+ffffffff82bee600 r optc_shift
+ffffffff82bee6c0 r optc_mask
+ffffffff82bee9c0 r mpc_regs
+ffffffff82bf01ac r mpc_shift
+ffffffff82bf0288 r mpc_mask
+ffffffff82bf0600 r dsc_regs
+ffffffff82bf084c r dsc_shift
+ffffffff82bf0904 r dsc_mask
+ffffffff82bf0be0 r dwbc30_regs
+ffffffff82bf0dbc r dwbc30_shift
+ffffffff82bf0ef0 r dwbc30_mask
+ffffffff82bf13c0 r mcif_wb30_regs
+ffffffff82bf14bc r mcif_wb30_shift
+ffffffff82bf1568 r mcif_wb30_mask
+ffffffff82bf1820 r aux_engine_regs
+ffffffff82bf18e8 r aux_mask
+ffffffff82bf1948 r aux_shift
+ffffffff82bf1960 r i2c_hw_regs
+ffffffff82bf1a78 r i2c_shifts
+ffffffff82bf1aa4 r i2c_masks
+ffffffff82bf1b50 r audio_regs
+ffffffff82bf1c84 r audio_shift
+ffffffff82bf1c9c r audio_mask
+ffffffff82bf1cd8 r se_shift
+ffffffff82bf1db4 r se_mask
+ffffffff82bf2120 r vpg_regs
+ffffffff82bf2210 r vpg_shift
+ffffffff82bf2238 r vpg_mask
+ffffffff82bf22e0 r afmt_regs
+ffffffff82bf23b8 r afmt_shift
+ffffffff82bf23cc r afmt_mask
+ffffffff82bf2420 r stream_enc_regs
+ffffffff82bf3ac0 r hpo_dp_stream_enc_regs
+ffffffff82bf3cf0 r hpo_dp_se_shift
+ffffffff82bf3d18 r hpo_dp_se_mask
+ffffffff82bf3dc0 r apg_regs
+ffffffff82bf3e00 r apg_shift
+ffffffff82bf3e08 r apg_mask
+ffffffff82bf3e20 r hpo_dp_link_enc_regs
+ffffffff82bf3f30 r hpo_dp_le_shift
+ffffffff82bf3f4c r hpo_dp_le_mask
+ffffffff82bf3fb0 r hwseq_reg
+ffffffff82bf41cc r hwseq_shift
+ffffffff82bf424c r hwseq_mask
+ffffffff82bf5000 r dccg314_funcs
+ffffffff82bf6000 r dcn314_str_enc_funcs
+ffffffff82bf7000 r dcn314_funcs
+ffffffff82bf72c0 r dcn314_private_funcs
+ffffffff82bf8000 r bios_regs
+ffffffff82bf8008 r res_cap_dcn314
+ffffffff82bf8048 r debug_defaults_diags
+ffffffff82bf81c0 r clk_src_regs
+ffffffff82bf8364 r dccg_regs
+ffffffff82bf8450 r dccg_shift
+ffffffff82bf84e8 r dccg_mask
+ffffffff82bf8750 r abm_regs
+ffffffff82bf8850 r abm_shift
+ffffffff82bf8864 r abm_mask
+ffffffff82bf88b0 r res_create_funcs
+ffffffff82bf88e0 r res_create_maximus_funcs
+ffffffff82bf8910 r plane_cap
+ffffffff82bf8940 r link_enc_regs
+ffffffff82bf8fa0 r link_enc_aux_regs
+ffffffff82bf8ff0 r link_enc_hpd_regs
+ffffffff82bf9004 r le_shift
+ffffffff82bf90f4 r le_mask
+ffffffff82bf94ac r link_enc_feature
+ffffffff82bf94bc r panel_config_defaults
+ffffffff82bf94f8 r debug_defaults_drv
+ffffffff82bf9670 r cs_shift
+ffffffff82bf967c r cs_mask
+ffffffff82bf96a4 r hubbub_reg
+ffffffff82bf9818 r hubbub_shift
+ffffffff82bf98a0 r hubbub_mask
+ffffffff82bf9ac0 r vmid_regs
+ffffffff82bf9c80 r vmid_shifts
+ffffffff82bf9c88 r vmid_masks
+ffffffff82bf9cb0 r hubp_regs
+ffffffff82bfa4e0 r hubp_shift
+ffffffff82bfa5dc r hubp_mask
+ffffffff82bfa9d0 r dpp_regs
+ffffffff82bfbed0 r tf_shift
+ffffffff82bfc1a0 r tf_mask
+ffffffff82bfcce0 r opp_regs
+ffffffff82bfce40 r opp_shift
+ffffffff82bfce78 r opp_mask
+ffffffff82bfcf50 r optc_regs
+ffffffff82bfd450 r optc_shift
+ffffffff82bfd510 r optc_mask
+ffffffff82bfd810 r mpc_regs
+ffffffff82bfeffc r mpc_shift
+ffffffff82bff0d8 r mpc_mask
+ffffffff82bff450 r dsc_regs
+ffffffff82bff760 r dsc_shift
+ffffffff82bff818 r dsc_mask
+ffffffff82bffaf0 r dwbc30_regs
+ffffffff82bffccc r dwbc30_shift
+ffffffff82bffe00 r dwbc30_mask
+ffffffff82c002d0 r mcif_wb30_regs
+ffffffff82c003cc r mcif_wb30_shift
+ffffffff82c00478 r mcif_wb30_mask
+ffffffff82c00730 r aux_engine_regs
+ffffffff82c007f8 r aux_mask
+ffffffff82c00858 r aux_shift
+ffffffff82c00870 r i2c_hw_regs
+ffffffff82c00988 r i2c_shifts
+ffffffff82c009b4 r i2c_masks
+ffffffff82c00a60 r audio_regs
+ffffffff82c00b94 r audio_shift
+ffffffff82c00bac r audio_mask
+ffffffff82c00bf0 r stream_enc_regs
+ffffffff82c01294 r se_shift
+ffffffff82c01370 r se_mask
+ffffffff82c016e0 r vpg_regs
+ffffffff82c017d0 r vpg_shift
+ffffffff82c017f8 r vpg_mask
+ffffffff82c018a0 r afmt_regs
+ffffffff82c01978 r afmt_shift
+ffffffff82c0198c r afmt_mask
+ffffffff82c019e0 r hpo_dp_stream_enc_regs
+ffffffff82c01c10 r hpo_dp_se_shift
+ffffffff82c01c38 r hpo_dp_se_mask
+ffffffff82c01ce0 r apg_regs
+ffffffff82c01d20 r apg_shift
+ffffffff82c01d28 r apg_mask
+ffffffff82c01d40 r hpo_dp_link_enc_regs
+ffffffff82c01e50 r hpo_dp_le_shift
+ffffffff82c01e6c r hpo_dp_le_mask
+ffffffff82c01ed0 r hwseq_reg
+ffffffff82c020ec r hwseq_shift
+ffffffff82c0216c r hwseq_mask
+ffffffff82c03000 r bios_regs
+ffffffff82c03008 r res_cap_dcn31
+ffffffff82c03048 r debug_defaults_diags
+ffffffff82c031c0 r clk_src_regs
+ffffffff82c03364 r dccg_regs
+ffffffff82c03450 r dccg_shift
+ffffffff82c034e8 r dccg_mask
+ffffffff82c03750 r abm_regs
+ffffffff82c03850 r abm_shift
+ffffffff82c03864 r abm_mask
+ffffffff82c038b0 r res_create_funcs
+ffffffff82c038e0 r res_create_maximus_funcs
+ffffffff82c03910 r plane_cap
+ffffffff82c03940 r link_enc_regs
+ffffffff82c03fa0 r link_enc_aux_regs
+ffffffff82c03ff0 r link_enc_hpd_regs
+ffffffff82c04004 r le_shift
+ffffffff82c040f4 r le_mask
+ffffffff82c044ac r link_enc_feature
+ffffffff82c044bc r panel_config_defaults
+ffffffff82c044f8 r debug_defaults_drv
+ffffffff82c04670 r cs_shift
+ffffffff82c0467c r cs_mask
+ffffffff82c046a4 r hubbub_reg
+ffffffff82c04818 r hubbub_shift
+ffffffff82c048a0 r hubbub_mask
+ffffffff82c04ac0 r vmid_regs
+ffffffff82c04c80 r vmid_shifts
+ffffffff82c04c88 r vmid_masks
+ffffffff82c04cb0 r hubp_regs
+ffffffff82c054e0 r hubp_shift
+ffffffff82c055dc r hubp_mask
+ffffffff82c059d0 r dpp_regs
+ffffffff82c06ed0 r tf_shift
+ffffffff82c071a0 r tf_mask
+ffffffff82c07ce0 r opp_regs
+ffffffff82c07e40 r opp_shift
+ffffffff82c07e78 r opp_mask
+ffffffff82c07f50 r optc_regs
+ffffffff82c08450 r optc_shift
+ffffffff82c08510 r optc_mask
+ffffffff82c08810 r mpc_regs
+ffffffff82c09ffc r mpc_shift
+ffffffff82c0a0d8 r mpc_mask
+ffffffff82c0a450 r dsc_regs
+ffffffff82c0a69c r dsc_shift
+ffffffff82c0a754 r dsc_mask
+ffffffff82c0aa30 r dwbc30_regs
+ffffffff82c0ac0c r dwbc30_shift
+ffffffff82c0ad40 r dwbc30_mask
+ffffffff82c0b210 r mcif_wb30_regs
+ffffffff82c0b30c r mcif_wb30_shift
+ffffffff82c0b3b8 r mcif_wb30_mask
+ffffffff82c0b670 r aux_engine_regs
+ffffffff82c0b738 r aux_mask
+ffffffff82c0b798 r aux_shift
+ffffffff82c0b7b0 r i2c_hw_regs
+ffffffff82c0b8c8 r i2c_shifts
+ffffffff82c0b8f4 r i2c_masks
+ffffffff82c0b9a0 r audio_regs
+ffffffff82c0bad4 r audio_shift
+ffffffff82c0baec r audio_mask
+ffffffff82c0bb30 r stream_enc_regs
+ffffffff82c0c1d4 r se_shift
+ffffffff82c0c2b0 r se_mask
+ffffffff82c0c620 r vpg_regs
+ffffffff82c0c710 r vpg_shift
+ffffffff82c0c738 r vpg_mask
+ffffffff82c0c7e0 r afmt_regs
+ffffffff82c0c8b8 r afmt_shift
+ffffffff82c0c8cc r afmt_mask
+ffffffff82c0c920 r hpo_dp_stream_enc_regs
+ffffffff82c0cb50 r hpo_dp_se_shift
+ffffffff82c0cb78 r hpo_dp_se_mask
+ffffffff82c0cc20 r apg_regs
+ffffffff82c0cc60 r apg_shift
+ffffffff82c0cc68 r apg_mask
+ffffffff82c0cc80 r hpo_dp_link_enc_regs
+ffffffff82c0cd90 r hpo_dp_le_shift
+ffffffff82c0cdac r hpo_dp_le_mask
+ffffffff82c0ce10 r hwseq_reg
+ffffffff82c0d02c r hwseq_shift
+ffffffff82c0d0ac r hwseq_mask
+ffffffff82c0e000 r bios_regs
+ffffffff82c0e008 r res_cap_dcn31
+ffffffff82c0e048 r debug_defaults_diags
+ffffffff82c0e1c0 r clk_src_regs
+ffffffff82c0e364 r dccg_regs
+ffffffff82c0e450 r dccg_shift
+ffffffff82c0e4e8 r dccg_mask
+ffffffff82c0e750 r abm_regs
+ffffffff82c0e850 r abm_shift
+ffffffff82c0e864 r abm_mask
+ffffffff82c0e8b0 r res_create_funcs
+ffffffff82c0e8e0 r res_create_maximus_funcs
+ffffffff82c0e910 r plane_cap
+ffffffff82c0e940 r link_enc_regs
+ffffffff82c0efa0 r link_enc_aux_regs
+ffffffff82c0eff0 r link_enc_hpd_regs
+ffffffff82c0f004 r le_shift
+ffffffff82c0f0f4 r le_mask
+ffffffff82c0f4ac r link_enc_feature
+ffffffff82c0f4bc r panel_config_defaults
+ffffffff82c0f4f8 r debug_defaults_drv
+ffffffff82c0f670 r cs_shift
+ffffffff82c0f67c r cs_mask
+ffffffff82c0f6a4 r hubbub_reg
+ffffffff82c0f818 r hubbub_shift
+ffffffff82c0f8a0 r hubbub_mask
+ffffffff82c0fac0 r vmid_regs
+ffffffff82c0fc80 r vmid_shifts
+ffffffff82c0fc88 r vmid_masks
+ffffffff82c0fcb0 r hubp_regs
+ffffffff82c104e0 r hubp_shift
+ffffffff82c105dc r hubp_mask
+ffffffff82c109d0 r dpp_regs
+ffffffff82c11ed0 r tf_shift
+ffffffff82c121a0 r tf_mask
+ffffffff82c12ce0 r opp_regs
+ffffffff82c12e40 r opp_shift
+ffffffff82c12e78 r opp_mask
+ffffffff82c12f50 r optc_regs
+ffffffff82c13450 r optc_shift
+ffffffff82c13510 r optc_mask
+ffffffff82c13810 r mpc_regs
+ffffffff82c14ffc r mpc_shift
+ffffffff82c150d8 r mpc_mask
+ffffffff82c15450 r dsc_regs
+ffffffff82c1569c r dsc_shift
+ffffffff82c15754 r dsc_mask
+ffffffff82c15a30 r dwbc30_regs
+ffffffff82c15c0c r dwbc30_shift
+ffffffff82c15d40 r dwbc30_mask
+ffffffff82c16210 r mcif_wb30_regs
+ffffffff82c1630c r mcif_wb30_shift
+ffffffff82c163b8 r mcif_wb30_mask
+ffffffff82c16670 r aux_engine_regs
+ffffffff82c16738 r aux_mask
+ffffffff82c16798 r aux_shift
+ffffffff82c167b0 r i2c_hw_regs
+ffffffff82c168c8 r i2c_shifts
+ffffffff82c168f4 r i2c_masks
+ffffffff82c169a0 r audio_regs
+ffffffff82c16ad4 r audio_shift
+ffffffff82c16aec r audio_mask
+ffffffff82c16b30 r stream_enc_regs
+ffffffff82c171d4 r se_shift
+ffffffff82c172b0 r se_mask
+ffffffff82c17620 r vpg_regs
+ffffffff82c17710 r vpg_shift
+ffffffff82c17738 r vpg_mask
+ffffffff82c177e0 r afmt_regs
+ffffffff82c178b8 r afmt_shift
+ffffffff82c178cc r afmt_mask
+ffffffff82c17920 r hpo_dp_stream_enc_regs
+ffffffff82c17b50 r hpo_dp_se_shift
+ffffffff82c17b78 r hpo_dp_se_mask
+ffffffff82c17c20 r apg_regs
+ffffffff82c17c60 r apg_shift
+ffffffff82c17c68 r apg_mask
+ffffffff82c17c80 r hpo_dp_link_enc_regs
+ffffffff82c17d90 r hpo_dp_le_shift
+ffffffff82c17dac r hpo_dp_le_mask
+ffffffff82c17e10 r hwseq_reg
+ffffffff82c1802c r hwseq_shift
+ffffffff82c180ac r hwseq_mask
+ffffffff82c19000 r dccg32_funcs
+ffffffff82c1a000 r dcn32_link_enc_funcs
+ffffffff82c1b000 r dcn32_str_enc_funcs
+ffffffff82c1c000 r hubbub32_funcs
+ffffffff82c1d000 r dcn32_funcs
+ffffffff82c1d2c0 r dcn32_private_funcs
+ffffffff82c1e000 R dcn32_mmhubbub_funcs
+ffffffff82c1f000 R dcn32_mpc_funcs
+ffffffff82c20000 r res_cap_dcn32
+ffffffff82c20040 r debug_defaults_diags
+ffffffff82c201b8 r dccg_shift
+ffffffff82c20250 r dccg_mask
+ffffffff82c204ac r abm_shift
+ffffffff82c204c0 r abm_mask
+ffffffff82c20508 r res_create_funcs
+ffffffff82c20538 r res_create_maximus_funcs
+ffffffff82c20568 r plane_cap
+ffffffff82c20594 r le_shift
+ffffffff82c20684 r le_mask
+ffffffff82c20a3c r link_enc_feature
+ffffffff82c20a50 r debug_defaults_drv
+ffffffff82c20bc8 r cs_shift
+ffffffff82c20bd4 r cs_mask
+ffffffff82c20bfc r hubbub_shift
+ffffffff82c20c84 r hubbub_mask
+ffffffff82c20ea0 r vmid_shifts
+ffffffff82c20ea8 r vmid_masks
+ffffffff82c20ec8 r hubp_shift
+ffffffff82c20fc4 r hubp_mask
+ffffffff82c213b4 r tf_shift
+ffffffff82c21684 r tf_mask
+ffffffff82c221c4 r opp_shift
+ffffffff82c221fc r opp_mask
+ffffffff82c222d0 r optc_shift
+ffffffff82c22390 r optc_mask
+ffffffff82c22690 r mpc_shift
+ffffffff82c2276c r mpc_mask
+ffffffff82c22ad8 r dsc_shift
+ffffffff82c22b90 r dsc_mask
+ffffffff82c22e68 r dwbc30_shift
+ffffffff82c22f9c r dwbc30_mask
+ffffffff82c23464 r mcif_wb30_shift
+ffffffff82c23510 r mcif_wb30_mask
+ffffffff82c237bc r aux_mask
+ffffffff82c2381c r aux_shift
+ffffffff82c23834 r i2c_shifts
+ffffffff82c23860 r i2c_masks
+ffffffff82c23904 r audio_shift
+ffffffff82c2391c r audio_mask
+ffffffff82c23958 r se_shift
+ffffffff82c23a34 r se_mask
+ffffffff82c23da0 r vpg_shift
+ffffffff82c23dc8 r vpg_mask
+ffffffff82c23e5c r afmt_shift
+ffffffff82c23e70 r afmt_mask
+ffffffff82c23eb4 r hpo_dp_se_shift
+ffffffff82c23edc r hpo_dp_se_mask
+ffffffff82c23f7c r apg_shift
+ffffffff82c23f84 r apg_mask
+ffffffff82c23f9c r hpo_dp_le_shift
+ffffffff82c23fb8 r hpo_dp_le_mask
+ffffffff82c2401c r hwseq_shift
+ffffffff82c2409c r hwseq_mask
+ffffffff82c25000 r dcn321_link_enc_funcs
+ffffffff82c26000 r res_cap_dcn321
+ffffffff82c26040 r debug_defaults_diags
+ffffffff82c261b8 r dccg_shift
+ffffffff82c26250 r dccg_mask
+ffffffff82c264ac r abm_shift
+ffffffff82c264c0 r abm_mask
+ffffffff82c26508 r res_create_funcs
+ffffffff82c26538 r res_create_maximus_funcs
+ffffffff82c26568 r plane_cap
+ffffffff82c26594 r le_shift
+ffffffff82c26684 r le_mask
+ffffffff82c26a3c r link_enc_feature
+ffffffff82c26a50 r debug_defaults_drv
+ffffffff82c26bc8 r cs_shift
+ffffffff82c26bd4 r cs_mask
+ffffffff82c26bfc r hubbub_shift
+ffffffff82c26c84 r hubbub_mask
+ffffffff82c26ea0 r vmid_shifts
+ffffffff82c26ea8 r vmid_masks
+ffffffff82c26ec8 r hubp_shift
+ffffffff82c26fc4 r hubp_mask
+ffffffff82c273b4 r tf_shift
+ffffffff82c27684 r tf_mask
+ffffffff82c281c4 r opp_shift
+ffffffff82c281fc r opp_mask
+ffffffff82c282d0 r optc_shift
+ffffffff82c28390 r optc_mask
+ffffffff82c28690 r mpc_shift
+ffffffff82c2876c r mpc_mask
+ffffffff82c28ad8 r dsc_shift
+ffffffff82c28b90 r dsc_mask
+ffffffff82c28e68 r dwbc30_shift
+ffffffff82c28f9c r dwbc30_mask
+ffffffff82c29464 r mcif_wb30_shift
+ffffffff82c29510 r mcif_wb30_mask
+ffffffff82c297bc r aux_mask
+ffffffff82c2981c r aux_shift
+ffffffff82c29834 r i2c_shifts
+ffffffff82c29860 r i2c_masks
+ffffffff82c29904 r audio_shift
+ffffffff82c2991c r audio_mask
+ffffffff82c29958 r se_shift
+ffffffff82c29a34 r se_mask
+ffffffff82c29da0 r vpg_shift
+ffffffff82c29dc8 r vpg_mask
+ffffffff82c29e5c r afmt_shift
+ffffffff82c29e70 r afmt_mask
+ffffffff82c29eb4 r hpo_dp_se_shift
+ffffffff82c29edc r hpo_dp_se_mask
+ffffffff82c29f7c r apg_shift
+ffffffff82c29f84 r apg_mask
+ffffffff82c29f9c r hpo_dp_le_shift
+ffffffff82c29fb8 r hpo_dp_le_mask
+ffffffff82c2a01c r hwseq_shift
+ffffffff82c2a09c r hwseq_mask
+ffffffff82c2c000 R dcn10_soc_defaults
+ffffffff82c2c08c R dcn10_ip_defaults
+ffffffff82c37000 R dml20_funcs
+ffffffff82c37030 R dml20v2_funcs
+ffffffff82c37060 R dml21_funcs
+ffffffff82c37090 R dml30_funcs
+ffffffff82c370c0 R dml31_funcs
+ffffffff82c370f0 R dml314_funcs
+ffffffff82c37120 R dml32_funcs
+ffffffff82c3a000 R qp_table_422_10bpc_min
+ffffffff82c3a740 R qp_table_444_8bpc_max
+ffffffff82c3b080 R qp_table_420_12bpc_max
+ffffffff82c3b7c0 R qp_table_444_10bpc_min
+ffffffff82c3c400 R qp_table_420_8bpc_max
+ffffffff82c3c840 R qp_table_444_8bpc_min
+ffffffff82c3d180 R qp_table_444_12bpc_min
+ffffffff82c3e0c0 R qp_table_420_12bpc_min
+ffffffff82c3e800 R qp_table_422_12bpc_min
+ffffffff82c3f140 R qp_table_422_12bpc_max
+ffffffff82c3fa80 R qp_table_444_12bpc_max
+ffffffff82c409c0 R qp_table_420_8bpc_min
+ffffffff82c40e00 R qp_table_422_8bpc_min
+ffffffff82c41340 R qp_table_422_10bpc_max
+ffffffff82c41a80 R qp_table_420_10bpc_max
+ffffffff82c42040 R qp_table_420_10bpc_min
+ffffffff82c42600 R qp_table_444_10bpc_max
+ffffffff82c43240 R qp_table_422_8bpc_max
 ffffffff82c45000 r funcs
+ffffffff82c45050 r hpd_regs
+ffffffff82c451a0 r hpd_shift
+ffffffff82c451b0 r hpd_mask
+ffffffff82c451c0 r ddc_data_regs
+ffffffff82c453a0 r ddc_clk_regs
+ffffffff82c45580 r ddc_shift
+ffffffff82c455a8 r ddc_mask
 ffffffff82c46000 r funcs
-ffffffff82c46050 r hpd_regs
-ffffffff82c461a0 r hpd_shift
-ffffffff82c461b0 r hpd_mask
-ffffffff82c461c0 r ddc_data_regs
-ffffffff82c463a0 r ddc_clk_regs
-ffffffff82c46580 r ddc_shift
-ffffffff82c465a8 r ddc_mask
 ffffffff82c47000 r funcs
+ffffffff82c47050 r hpd_regs
+ffffffff82c471a0 r hpd_shift
+ffffffff82c471b0 r hpd_mask
+ffffffff82c471c0 r ddc_data_regs
+ffffffff82c473a0 r ddc_clk_regs
+ffffffff82c47580 r ddc_shift
+ffffffff82c475a8 r ddc_mask
 ffffffff82c48000 r funcs
-ffffffff82c48050 r hpd_regs
-ffffffff82c481a0 r hpd_shift
-ffffffff82c481b0 r hpd_mask
-ffffffff82c481c0 r ddc_data_regs
-ffffffff82c483a0 r ddc_clk_regs
-ffffffff82c48580 r ddc_shift
-ffffffff82c485a8 r ddc_mask
 ffffffff82c49000 r funcs
+ffffffff82c49050 r hpd_regs
+ffffffff82c491a0 r hpd_shift
+ffffffff82c491b0 r hpd_mask
+ffffffff82c491c0 r ddc_data_regs
+ffffffff82c493a0 r ddc_clk_regs
+ffffffff82c49580 r ddc_shift
+ffffffff82c495a8 r ddc_mask
 ffffffff82c4a000 r funcs
-ffffffff82c4a050 r hpd_regs
-ffffffff82c4a1a0 r hpd_shift
-ffffffff82c4a1b0 r hpd_mask
-ffffffff82c4a1c0 r ddc_data_regs
-ffffffff82c4a3a0 r ddc_clk_regs
-ffffffff82c4a580 r ddc_shift
-ffffffff82c4a5a8 r ddc_mask
-ffffffff82c4a5d0 r generic_regs
-ffffffff82c4a640 r generic_shift
-ffffffff82c4a650 r generic_mask
 ffffffff82c4b000 r funcs
+ffffffff82c4b050 r hpd_regs
+ffffffff82c4b1a0 r hpd_shift
+ffffffff82c4b1b0 r hpd_mask
+ffffffff82c4b1c0 r ddc_data_regs
+ffffffff82c4b3a0 r ddc_clk_regs
+ffffffff82c4b580 r ddc_shift
+ffffffff82c4b5a8 r ddc_mask
+ffffffff82c4b5d0 r generic_regs
+ffffffff82c4b640 r generic_shift
+ffffffff82c4b650 r generic_mask
 ffffffff82c4c000 r funcs
-ffffffff82c4c050 r hpd_regs
-ffffffff82c4c1a0 r hpd_shift
-ffffffff82c4c1b0 r hpd_mask
-ffffffff82c4c1c0 r ddc_data_regs_dcn
-ffffffff82c4c370 r ddc_clk_regs_dcn
-ffffffff82c4c520 r ddc_shift
-ffffffff82c4c640 r ddc_mask
-ffffffff82c4c760 r generic_regs
-ffffffff82c4c7d0 r generic_shift
-ffffffff82c4c7e0 r generic_mask
 ffffffff82c4d000 r funcs
+ffffffff82c4d050 r hpd_regs
+ffffffff82c4d1a0 r hpd_shift
+ffffffff82c4d1b0 r hpd_mask
+ffffffff82c4d1c0 r ddc_data_regs_dcn
+ffffffff82c4d370 r ddc_clk_regs_dcn
+ffffffff82c4d520 r ddc_shift
+ffffffff82c4d640 r ddc_mask
+ffffffff82c4d760 r generic_regs
+ffffffff82c4d7d0 r generic_shift
+ffffffff82c4d7e0 r generic_mask
 ffffffff82c4e000 r funcs
-ffffffff82c4e050 r hpd_regs
-ffffffff82c4e168 r hpd_shift
-ffffffff82c4e178 r hpd_mask
-ffffffff82c4e190 r ddc_data_regs_dcn
-ffffffff82c4e2c0 r ddc_clk_regs_dcn
-ffffffff82c4e3f0 r ddc_shift
-ffffffff82c4e4e0 r ddc_mask
-ffffffff82c4e5d0 r generic_regs
-ffffffff82c4e604 r generic_shift
-ffffffff82c4e60c r generic_mask
 ffffffff82c4f000 r funcs
+ffffffff82c4f050 r hpd_regs
+ffffffff82c4f168 r hpd_shift
+ffffffff82c4f178 r hpd_mask
+ffffffff82c4f190 r ddc_data_regs_dcn
+ffffffff82c4f2c0 r ddc_clk_regs_dcn
+ffffffff82c4f3f0 r ddc_shift
+ffffffff82c4f4e0 r ddc_mask
+ffffffff82c4f5d0 r generic_regs
+ffffffff82c4f604 r generic_shift
+ffffffff82c4f60c r generic_mask
 ffffffff82c50000 r funcs
-ffffffff82c50050 r hpd_regs
-ffffffff82c501a0 r hpd_shift
-ffffffff82c501b0 r hpd_mask
-ffffffff82c501c0 r ddc_data_regs_dcn
-ffffffff82c50370 r ddc_clk_regs_dcn
-ffffffff82c50520 r ddc_shift
-ffffffff82c50640 r ddc_mask
-ffffffff82c50760 r generic_regs
-ffffffff82c507d0 r generic_shift
-ffffffff82c507e0 r generic_mask
 ffffffff82c51000 r funcs
+ffffffff82c51050 r hpd_regs
+ffffffff82c511a0 r hpd_shift
+ffffffff82c511b0 r hpd_mask
+ffffffff82c511c0 r ddc_data_regs_dcn
+ffffffff82c51370 r ddc_clk_regs_dcn
+ffffffff82c51520 r ddc_shift
+ffffffff82c51640 r ddc_mask
+ffffffff82c51760 r generic_regs
+ffffffff82c517d0 r generic_shift
+ffffffff82c517e0 r generic_mask
 ffffffff82c52000 r funcs
-ffffffff82c52050 r hpd_regs
-ffffffff82c52168 r hpd_shift
-ffffffff82c52178 r hpd_mask
-ffffffff82c52190 r ddc_data_regs_dcn
-ffffffff82c52300 r ddc_clk_regs_dcn
-ffffffff82c52470 r ddc_shift
-ffffffff82c52560 r ddc_mask
-ffffffff82c52650 r generic_regs
-ffffffff82c526c0 r generic_shift
-ffffffff82c526d0 r generic_mask
 ffffffff82c53000 r funcs
+ffffffff82c53050 r hpd_regs
+ffffffff82c53168 r hpd_shift
+ffffffff82c53178 r hpd_mask
+ffffffff82c53190 r ddc_data_regs_dcn
+ffffffff82c53300 r ddc_clk_regs_dcn
+ffffffff82c53470 r ddc_shift
+ffffffff82c53560 r ddc_mask
+ffffffff82c53650 r generic_regs
+ffffffff82c536c0 r generic_shift
+ffffffff82c536d0 r generic_mask
 ffffffff82c54000 r funcs
-ffffffff82c54050 r hpd_regs
-ffffffff82c54168 r hpd_shift
-ffffffff82c54178 r hpd_mask
-ffffffff82c54190 r ddc_data_regs_dcn
-ffffffff82c54340 r ddc_clk_regs_dcn
-ffffffff82c544f0 r ddc_shift
-ffffffff82c54610 r ddc_mask
-ffffffff82c54730 r generic_regs
-ffffffff82c547a0 r generic_shift
-ffffffff82c547b0 r generic_mask
 ffffffff82c55000 r funcs
+ffffffff82c55050 r hpd_regs
+ffffffff82c55168 r hpd_shift
+ffffffff82c55178 r hpd_mask
+ffffffff82c55190 r ddc_data_regs_dcn
+ffffffff82c55340 r ddc_clk_regs_dcn
+ffffffff82c554f0 r ddc_shift
+ffffffff82c55610 r ddc_mask
+ffffffff82c55730 r generic_regs
+ffffffff82c557a0 r generic_shift
+ffffffff82c557b0 r generic_mask
 ffffffff82c56000 r funcs
 ffffffff82c57000 r funcs
 ffffffff82c58000 r funcs
-ffffffff82c59000 r hdmi_14_protection
-ffffffff82c59010 r dp_11_protection
-ffffffff82c59020 r hdcp_i2c_offsets
-ffffffff82c59050 r hdcp_dpcd_addrs
-ffffffff82c5a000 r irq_service_funcs_dce110
-ffffffff82c5a010 r irq_source_info_dce110
-ffffffff82c5b2a0 r dummy_irq_info_funcs
-ffffffff82c5b2b0 r hpd_irq_info_funcs
-ffffffff82c5b2c0 r hpd_rx_irq_info_funcs
-ffffffff82c5b2d0 r pflip_irq_info_funcs
-ffffffff82c5b2e0 r vupdate_irq_info_funcs
-ffffffff82c5b2f0 r vblank_irq_info_funcs
-ffffffff82c5c000 r irq_service_funcs_dce120
-ffffffff82c5c008 r dummy_irq_info_funcs
-ffffffff82c5c018 r hpd_irq_info_funcs
-ffffffff82c5c028 r hpd_rx_irq_info_funcs
-ffffffff82c5c038 r pflip_irq_info_funcs
-ffffffff82c5c048 r vupdate_irq_info_funcs
-ffffffff82c5c058 r vblank_irq_info_funcs
-ffffffff82c5c070 r irq_source_info_dce120
-ffffffff82c5e000 r irq_service_funcs_dce80
-ffffffff82c5e008 r dummy_irq_info_funcs
-ffffffff82c5e018 r hpd_irq_info_funcs
-ffffffff82c5e028 r hpd_rx_irq_info_funcs
-ffffffff82c5e038 r pflip_irq_info_funcs
-ffffffff82c5e048 r vupdate_irq_info_funcs
-ffffffff82c5e058 r vblank_irq_info_funcs
-ffffffff82c5e070 r irq_source_info_dce80
-ffffffff82c60000 r irq_service_funcs_dcn10
-ffffffff82c60008 r dummy_irq_info_funcs
-ffffffff82c60018 r hpd_irq_info_funcs
-ffffffff82c60028 r hpd_rx_irq_info_funcs
-ffffffff82c60038 r pflip_irq_info_funcs
-ffffffff82c60048 r vupdate_no_lock_irq_info_funcs
-ffffffff82c60058 r vblank_irq_info_funcs
-ffffffff82c60068 r vline0_irq_info_funcs
-ffffffff82c60080 r irq_source_info_dcn10
-ffffffff82c62000 r irq_service_funcs_dcn20
-ffffffff82c62008 r dummy_irq_info_funcs
-ffffffff82c62018 r hpd_irq_info_funcs
-ffffffff82c62028 r hpd_rx_irq_info_funcs
-ffffffff82c62038 r pflip_irq_info_funcs
-ffffffff82c62048 r vupdate_no_lock_irq_info_funcs
-ffffffff82c62058 r vblank_irq_info_funcs
-ffffffff82c62068 r vline0_irq_info_funcs
-ffffffff82c62080 r irq_source_info_dcn20
-ffffffff82c64000 r irq_service_funcs_dcn201
-ffffffff82c64008 r dummy_irq_info_funcs
-ffffffff82c64018 r hpd_irq_info_funcs
-ffffffff82c64028 r hpd_rx_irq_info_funcs
-ffffffff82c64038 r pflip_irq_info_funcs
-ffffffff82c64048 r vupdate_no_lock_irq_info_funcs
-ffffffff82c64058 r vblank_irq_info_funcs
-ffffffff82c64068 r vline0_irq_info_funcs
-ffffffff82c64080 r irq_source_info_dcn201
-ffffffff82c66000 r irq_source_info_dcn21
-ffffffff82c67290 r irq_service_funcs_dcn21
-ffffffff82c67298 r dummy_irq_info_funcs
-ffffffff82c672a8 r hpd_irq_info_funcs
-ffffffff82c672b8 r hpd_rx_irq_info_funcs
-ffffffff82c672c8 r pflip_irq_info_funcs
-ffffffff82c672d8 r vupdate_no_lock_irq_info_funcs
-ffffffff82c672e8 r vblank_irq_info_funcs
-ffffffff82c672f8 r vline0_irq_info_funcs
-ffffffff82c67308 r dmub_outbox_irq_info_funcs
-ffffffff82c68000 r irq_source_info_dcn30
-ffffffff82c69290 r irq_service_funcs_dcn30
-ffffffff82c69298 r dummy_irq_info_funcs
-ffffffff82c692a8 r hpd_irq_info_funcs
-ffffffff82c692b8 r hpd_rx_irq_info_funcs
-ffffffff82c692c8 r pflip_irq_info_funcs
-ffffffff82c692d8 r vupdate_no_lock_irq_info_funcs
-ffffffff82c692e8 r vblank_irq_info_funcs
-ffffffff82c692f8 r vline0_irq_info_funcs
-ffffffff82c69308 r dmub_trace_irq_info_funcs
-ffffffff82c6a000 r irq_source_info_dcn302
-ffffffff82c6b290 r irq_service_funcs_dcn302
-ffffffff82c6b298 r dummy_irq_info_funcs
-ffffffff82c6b2a8 r hpd_irq_info_funcs
-ffffffff82c6b2b8 r hpd_rx_irq_info_funcs
-ffffffff82c6b2c8 r pflip_irq_info_funcs
-ffffffff82c6b2d8 r vupdate_no_lock_irq_info_funcs
-ffffffff82c6b2e8 r vblank_irq_info_funcs
-ffffffff82c6b2f8 r vline0_irq_info_funcs
-ffffffff82c6b308 r dmub_trace_irq_info_funcs
-ffffffff82c6c000 r irq_service_funcs_dcn303
-ffffffff82c6c008 r dummy_irq_info_funcs
-ffffffff82c6c018 r hpd_irq_info_funcs
-ffffffff82c6c028 r hpd_rx_irq_info_funcs
-ffffffff82c6c038 r pflip_irq_info_funcs
-ffffffff82c6c048 r vupdate_no_lock_irq_info_funcs
-ffffffff82c6c058 r vblank_irq_info_funcs
-ffffffff82c6c068 r vline0_irq_info_funcs
-ffffffff82c6c080 r irq_source_info_dcn303
-ffffffff82c6e000 r irq_source_info_dcn31
-ffffffff82c6f290 r irq_service_funcs_dcn31
-ffffffff82c6f298 r dummy_irq_info_funcs
-ffffffff82c6f2a8 r hpd_irq_info_funcs
-ffffffff82c6f2b8 r hpd_rx_irq_info_funcs
-ffffffff82c6f2c8 r pflip_irq_info_funcs
-ffffffff82c6f2d8 r vupdate_no_lock_irq_info_funcs
-ffffffff82c6f2e8 r vblank_irq_info_funcs
-ffffffff82c6f2f8 r vline0_irq_info_funcs
-ffffffff82c6f308 r outbox_irq_info_funcs
-ffffffff82c70000 r irq_source_info_dcn314
-ffffffff82c71290 r irq_service_funcs_dcn314
-ffffffff82c71298 r dummy_irq_info_funcs
-ffffffff82c712a8 r hpd_irq_info_funcs
-ffffffff82c712b8 r hpd_rx_irq_info_funcs
-ffffffff82c712c8 r pflip_irq_info_funcs
-ffffffff82c712d8 r vupdate_no_lock_irq_info_funcs
-ffffffff82c712e8 r vblank_irq_info_funcs
-ffffffff82c712f8 r vline0_irq_info_funcs
-ffffffff82c71308 r outbox_irq_info_funcs
-ffffffff82c72000 r irq_source_info_dcn315
-ffffffff82c73290 r irq_service_funcs_dcn315
-ffffffff82c73298 r dummy_irq_info_funcs
-ffffffff82c732a8 r hpd_irq_info_funcs
-ffffffff82c732b8 r hpd_rx_irq_info_funcs
-ffffffff82c732c8 r pflip_irq_info_funcs
-ffffffff82c732d8 r vupdate_no_lock_irq_info_funcs
-ffffffff82c732e8 r vblank_irq_info_funcs
-ffffffff82c732f8 r vline0_irq_info_funcs
-ffffffff82c73308 r outbox_irq_info_funcs
-ffffffff82c74000 r irq_source_info_dcn32
-ffffffff82c75290 r irq_service_funcs_dcn32
-ffffffff82c75298 r dummy_irq_info_funcs
-ffffffff82c752a8 r hpd_irq_info_funcs
-ffffffff82c752b8 r hpd_rx_irq_info_funcs
-ffffffff82c752c8 r pflip_irq_info_funcs
-ffffffff82c752d8 r vupdate_no_lock_irq_info_funcs
-ffffffff82c752e8 r vblank_irq_info_funcs
-ffffffff82c752f8 r vline0_irq_info_funcs
-ffffffff82c75308 r outbox_irq_info_funcs
-ffffffff82c76000 r dio_link_hwss
-ffffffff82c77000 r dpia_link_hwss
-ffffffff82c78000 r hpo_dp_link_hwss
-ffffffff82c79000 r virtual_lnk_enc_funcs
-ffffffff82c7a000 r virtual_link_hwss
-ffffffff82c7b000 r virtual_str_enc_funcs
-ffffffff82c7c000 R dmub_srv_dcn20_regs
-ffffffff82c7d000 R dmub_srv_dcn21_regs
-ffffffff82c7e000 R dmub_srv_dcn30_regs
-ffffffff82c7f000 R dmub_srv_dcn301_regs
-ffffffff82c80000 R dmub_srv_dcn302_regs
-ffffffff82c81000 R dmub_srv_dcn303_regs
-ffffffff82c82000 R dmub_srv_dcn31_regs
-ffffffff82c83000 R dmub_srv_dcn315_regs
-ffffffff82c84000 R dmub_srv_dcn316_regs
-ffffffff82c85000 R dmub_srv_dcn32_regs
-ffffffff82c86000 r numerator01
-ffffffff82c86020 r numerator02
-ffffffff82c86040 r numerator04
-ffffffff82c86060 r numerator05
-ffffffff82c88000 r abm_settings
-ffffffff82c88010 r abm_settings_config0
-ffffffff82c88050 r abm_settings_config1
-ffffffff82c88088 r min_reduction_table_v_2_2
-ffffffff82c88095 r max_reduction_table_v_2_2
-ffffffff82c880a2 r min_reduction_table
-ffffffff82c880af r max_reduction_table
-ffffffff82c89000 R amdgpu_pp_profile_name
-ffffffff82c8a000 r pp_lib_thermal_controller_names
-ffffffff82c8b000 r pp_ip_funcs
-ffffffff82c8b0a0 R pp_smu_ip_block
-ffffffff82c8b0b8 r pp_dpm_funcs
-ffffffff82c8c000 r gpio_tbl
-ffffffff82c8c0f0 r enable_fb_req_rej_tbl
-ffffffff82c8c140 r use_bclk_tbl
-ffffffff82c8c310 r turn_off_plls_tbl
-ffffffff82c8c640 r enter_baco_tbl
-ffffffff82c8c730 r exit_baco_tbl
-ffffffff82c8c850 r clean_baco_tbl
+ffffffff82c59000 r funcs
+ffffffff82c5a000 r hdmi_14_protection
+ffffffff82c5a010 r dp_11_protection
+ffffffff82c5a020 r hdcp_i2c_offsets
+ffffffff82c5a050 r hdcp_dpcd_addrs
+ffffffff82c5b000 r irq_service_funcs_dce110
+ffffffff82c5b010 r irq_source_info_dce110
+ffffffff82c5c2a0 r dummy_irq_info_funcs
+ffffffff82c5c2b0 r hpd_irq_info_funcs
+ffffffff82c5c2c0 r hpd_rx_irq_info_funcs
+ffffffff82c5c2d0 r pflip_irq_info_funcs
+ffffffff82c5c2e0 r vupdate_irq_info_funcs
+ffffffff82c5c2f0 r vblank_irq_info_funcs
+ffffffff82c5d000 r irq_service_funcs_dce120
+ffffffff82c5d008 r dummy_irq_info_funcs
+ffffffff82c5d018 r hpd_irq_info_funcs
+ffffffff82c5d028 r hpd_rx_irq_info_funcs
+ffffffff82c5d038 r pflip_irq_info_funcs
+ffffffff82c5d048 r vupdate_irq_info_funcs
+ffffffff82c5d058 r vblank_irq_info_funcs
+ffffffff82c5d070 r irq_source_info_dce120
+ffffffff82c5f000 r irq_service_funcs_dce80
+ffffffff82c5f008 r dummy_irq_info_funcs
+ffffffff82c5f018 r hpd_irq_info_funcs
+ffffffff82c5f028 r hpd_rx_irq_info_funcs
+ffffffff82c5f038 r pflip_irq_info_funcs
+ffffffff82c5f048 r vupdate_irq_info_funcs
+ffffffff82c5f058 r vblank_irq_info_funcs
+ffffffff82c5f070 r irq_source_info_dce80
+ffffffff82c61000 r irq_service_funcs_dcn10
+ffffffff82c61008 r dummy_irq_info_funcs
+ffffffff82c61018 r hpd_irq_info_funcs
+ffffffff82c61028 r hpd_rx_irq_info_funcs
+ffffffff82c61038 r pflip_irq_info_funcs
+ffffffff82c61048 r vupdate_no_lock_irq_info_funcs
+ffffffff82c61058 r vblank_irq_info_funcs
+ffffffff82c61068 r vline0_irq_info_funcs
+ffffffff82c61080 r irq_source_info_dcn10
+ffffffff82c63000 r irq_service_funcs_dcn20
+ffffffff82c63008 r dummy_irq_info_funcs
+ffffffff82c63018 r hpd_irq_info_funcs
+ffffffff82c63028 r hpd_rx_irq_info_funcs
+ffffffff82c63038 r pflip_irq_info_funcs
+ffffffff82c63048 r vupdate_no_lock_irq_info_funcs
+ffffffff82c63058 r vblank_irq_info_funcs
+ffffffff82c63068 r vline0_irq_info_funcs
+ffffffff82c63080 r irq_source_info_dcn20
+ffffffff82c65000 r irq_service_funcs_dcn201
+ffffffff82c65008 r dummy_irq_info_funcs
+ffffffff82c65018 r hpd_irq_info_funcs
+ffffffff82c65028 r hpd_rx_irq_info_funcs
+ffffffff82c65038 r pflip_irq_info_funcs
+ffffffff82c65048 r vupdate_no_lock_irq_info_funcs
+ffffffff82c65058 r vblank_irq_info_funcs
+ffffffff82c65068 r vline0_irq_info_funcs
+ffffffff82c65080 r irq_source_info_dcn201
+ffffffff82c67000 r irq_source_info_dcn21
+ffffffff82c68290 r irq_service_funcs_dcn21
+ffffffff82c68298 r dummy_irq_info_funcs
+ffffffff82c682a8 r hpd_irq_info_funcs
+ffffffff82c682b8 r hpd_rx_irq_info_funcs
+ffffffff82c682c8 r pflip_irq_info_funcs
+ffffffff82c682d8 r vupdate_no_lock_irq_info_funcs
+ffffffff82c682e8 r vblank_irq_info_funcs
+ffffffff82c682f8 r vline0_irq_info_funcs
+ffffffff82c68308 r dmub_outbox_irq_info_funcs
+ffffffff82c69000 r irq_source_info_dcn30
+ffffffff82c6a290 r irq_service_funcs_dcn30
+ffffffff82c6a298 r dummy_irq_info_funcs
+ffffffff82c6a2a8 r hpd_irq_info_funcs
+ffffffff82c6a2b8 r hpd_rx_irq_info_funcs
+ffffffff82c6a2c8 r pflip_irq_info_funcs
+ffffffff82c6a2d8 r vupdate_no_lock_irq_info_funcs
+ffffffff82c6a2e8 r vblank_irq_info_funcs
+ffffffff82c6a2f8 r vline0_irq_info_funcs
+ffffffff82c6a308 r dmub_trace_irq_info_funcs
+ffffffff82c6b000 r irq_source_info_dcn302
+ffffffff82c6c290 r irq_service_funcs_dcn302
+ffffffff82c6c298 r dummy_irq_info_funcs
+ffffffff82c6c2a8 r hpd_irq_info_funcs
+ffffffff82c6c2b8 r hpd_rx_irq_info_funcs
+ffffffff82c6c2c8 r pflip_irq_info_funcs
+ffffffff82c6c2d8 r vupdate_no_lock_irq_info_funcs
+ffffffff82c6c2e8 r vblank_irq_info_funcs
+ffffffff82c6c2f8 r vline0_irq_info_funcs
+ffffffff82c6c308 r dmub_trace_irq_info_funcs
+ffffffff82c6d000 r irq_service_funcs_dcn303
+ffffffff82c6d008 r dummy_irq_info_funcs
+ffffffff82c6d018 r hpd_irq_info_funcs
+ffffffff82c6d028 r hpd_rx_irq_info_funcs
+ffffffff82c6d038 r pflip_irq_info_funcs
+ffffffff82c6d048 r vupdate_no_lock_irq_info_funcs
+ffffffff82c6d058 r vblank_irq_info_funcs
+ffffffff82c6d068 r vline0_irq_info_funcs
+ffffffff82c6d080 r irq_source_info_dcn303
+ffffffff82c6f000 r irq_source_info_dcn31
+ffffffff82c70290 r irq_service_funcs_dcn31
+ffffffff82c70298 r dummy_irq_info_funcs
+ffffffff82c702a8 r hpd_irq_info_funcs
+ffffffff82c702b8 r hpd_rx_irq_info_funcs
+ffffffff82c702c8 r pflip_irq_info_funcs
+ffffffff82c702d8 r vupdate_no_lock_irq_info_funcs
+ffffffff82c702e8 r vblank_irq_info_funcs
+ffffffff82c702f8 r vline0_irq_info_funcs
+ffffffff82c70308 r outbox_irq_info_funcs
+ffffffff82c71000 r irq_source_info_dcn314
+ffffffff82c72290 r irq_service_funcs_dcn314
+ffffffff82c72298 r dummy_irq_info_funcs
+ffffffff82c722a8 r hpd_irq_info_funcs
+ffffffff82c722b8 r hpd_rx_irq_info_funcs
+ffffffff82c722c8 r pflip_irq_info_funcs
+ffffffff82c722d8 r vupdate_no_lock_irq_info_funcs
+ffffffff82c722e8 r vblank_irq_info_funcs
+ffffffff82c722f8 r vline0_irq_info_funcs
+ffffffff82c72308 r outbox_irq_info_funcs
+ffffffff82c73000 r irq_source_info_dcn315
+ffffffff82c74290 r irq_service_funcs_dcn315
+ffffffff82c74298 r dummy_irq_info_funcs
+ffffffff82c742a8 r hpd_irq_info_funcs
+ffffffff82c742b8 r hpd_rx_irq_info_funcs
+ffffffff82c742c8 r pflip_irq_info_funcs
+ffffffff82c742d8 r vupdate_no_lock_irq_info_funcs
+ffffffff82c742e8 r vblank_irq_info_funcs
+ffffffff82c742f8 r vline0_irq_info_funcs
+ffffffff82c74308 r outbox_irq_info_funcs
+ffffffff82c75000 r irq_source_info_dcn32
+ffffffff82c76290 r irq_service_funcs_dcn32
+ffffffff82c76298 r dummy_irq_info_funcs
+ffffffff82c762a8 r hpd_irq_info_funcs
+ffffffff82c762b8 r hpd_rx_irq_info_funcs
+ffffffff82c762c8 r pflip_irq_info_funcs
+ffffffff82c762d8 r vupdate_no_lock_irq_info_funcs
+ffffffff82c762e8 r vblank_irq_info_funcs
+ffffffff82c762f8 r vline0_irq_info_funcs
+ffffffff82c76308 r outbox_irq_info_funcs
+ffffffff82c77000 r dio_link_hwss
+ffffffff82c78000 r dpia_link_hwss
+ffffffff82c79000 r hpo_dp_link_hwss
+ffffffff82c7a000 r virtual_lnk_enc_funcs
+ffffffff82c7b000 r virtual_link_hwss
+ffffffff82c7c000 r virtual_str_enc_funcs
+ffffffff82c7d000 R dmub_srv_dcn20_regs
+ffffffff82c7e000 R dmub_srv_dcn21_regs
+ffffffff82c7f000 R dmub_srv_dcn30_regs
+ffffffff82c80000 R dmub_srv_dcn301_regs
+ffffffff82c81000 R dmub_srv_dcn302_regs
+ffffffff82c82000 R dmub_srv_dcn303_regs
+ffffffff82c83000 R dmub_srv_dcn31_regs
+ffffffff82c84000 R dmub_srv_dcn315_regs
+ffffffff82c85000 R dmub_srv_dcn316_regs
+ffffffff82c86000 R dmub_srv_dcn32_regs
+ffffffff82c87000 r numerator01
+ffffffff82c87020 r numerator02
+ffffffff82c87040 r numerator04
+ffffffff82c87060 r numerator05
+ffffffff82c89000 r abm_settings
+ffffffff82c89010 r abm_settings_config0
+ffffffff82c89050 r abm_settings_config1
+ffffffff82c89088 r min_reduction_table_v_2_2
+ffffffff82c89095 r max_reduction_table_v_2_2
+ffffffff82c890a2 r min_reduction_table
+ffffffff82c890af r max_reduction_table
+ffffffff82c8a000 R amdgpu_pp_profile_name
+ffffffff82c8b000 r pp_lib_thermal_controller_names
+ffffffff82c8c000 r pp_ip_funcs
+ffffffff82c8c0a0 R pp_smu_ip_block
+ffffffff82c8c0b8 r pp_dpm_funcs
 ffffffff82c8d000 r gpio_tbl
 ffffffff82c8d0f0 r enable_fb_req_rej_tbl
 ffffffff82c8d140 r use_bclk_tbl
-ffffffff82c8d2e0 r turn_off_plls_tbl
-ffffffff82c8d370 r clk_req_b_tbl
-ffffffff82c8d490 r enter_baco_tbl
-ffffffff82c8d5b0 r exit_baco_tbl
-ffffffff82c8d6d0 r clean_baco_tbl
+ffffffff82c8d310 r turn_off_plls_tbl
+ffffffff82c8d640 r enter_baco_tbl
+ffffffff82c8d730 r exit_baco_tbl
+ffffffff82c8d850 r clean_baco_tbl
 ffffffff82c8e000 r gpio_tbl
 ffffffff82c8e0f0 r enable_fb_req_rej_tbl
-ffffffff82c8e140 r use_bclk_tbl_vg
-ffffffff82c8e200 r turn_off_plls_tbl_vg
-ffffffff82c8e350 r use_bclk_tbl
-ffffffff82c8e440 r turn_off_plls_tbl
-ffffffff82c8e5f0 r clk_req_b_tbl
-ffffffff82c8e710 r enter_baco_tbl
-ffffffff82c8e830 r exit_baco_tbl
-ffffffff82c8e950 r clean_baco_tbl
-ffffffff82c8f000 r vega10_fuses_default
-ffffffff82c9e000 r pp_r600_encode_lanes
-ffffffff82c9f000 R pptable_v1_0_funcs
-ffffffff82ca0000 R pptable_funcs
-ffffffff82ca0020 r soft_dummy_pp_table
-ffffffff82ca1000 r smu10_hwmgr_funcs
-ffffffff82ca2000 r smu7_hwmgr_funcs
-ffffffff82ca22f8 r smu7_irq_funcs
-ffffffff82ca2310 r SMU7ThermalPolicy
-ffffffff82ca3000 r GCCACConfig_Polaris10
-ffffffff82ca31b0 r DIDTConfig_Polaris10
-ffffffff82ca3a50 r GCCACConfig_Polaris11
-ffffffff82ca3c00 r DIDTConfig_Polaris11_Kicker
-ffffffff82ca44a0 r DIDTConfig_Polaris11
-ffffffff82ca4d40 r DIDTConfig_Polaris12
-ffffffff82ca55e0 r GCCACConfig_VegaM
-ffffffff82ca5790 r DIDTConfig_VegaM
-ffffffff82ca7000 r smu8_hwmgr_funcs
-ffffffff82ca72f0 r SMU7ThermalPolicy
-ffffffff82ca8000 r smu9_irq_funcs
-ffffffff82ca9000 r gpio_tbl_iceland
-ffffffff82ca9060 r gpio_tbl
-ffffffff82ca9150 r enable_fb_req_rej_tbl
-ffffffff82ca91a0 r use_bclk_tbl
-ffffffff82ca9370 r turn_off_plls_tbl
-ffffffff82ca9610 r enter_baco_tbl
-ffffffff82ca9730 r exit_baco_tbl_iceland
-ffffffff82ca9870 r clean_baco_tbl_iceland
-ffffffff82ca9890 r exit_baco_tbl
-ffffffff82ca99b0 r clean_baco_tbl
-ffffffff82caa000 r pre_baco_tbl
-ffffffff82caa090 r enter_baco_tbl
-ffffffff82caa2b0 r exit_baco_tbl
-ffffffff82caa520 r clean_baco_tbl
-ffffffff82cab000 r vega10_hwmgr_funcs
-ffffffff82cab2f0 r channel_number
-ffffffff82cab320 r SMU7ThermalWithDelayPolicy
-ffffffff82cac000 r SEDiDtStallCtrlConfig_vega10
-ffffffff82cac110 r SEDiDtStallPatternConfig_vega10
-ffffffff82cac2e0 r SEDiDtWeightConfig_Vega10
-ffffffff82cac3b0 r SEDiDtCtrl1Config_Vega10
-ffffffff82cac440 r SEDiDtCtrl2Config_Vega10
-ffffffff82cac510 r SEDiDtCtrl3Config_vega10
-ffffffff82cac820 r SEDiDtTuningCtrlConfig_Vega10
-ffffffff82cac8b0 r SELCacConfig_Vega10
-ffffffff82caca40 r SEDiDtCtrl0Config_Vega10
-ffffffff82cacd10 r AvfsPSMInitConfig_vega10
-ffffffff82cacd90 r SEEDCStallPatternConfig_Vega10
-ffffffff82cacea0 r SEEDCStallDelayConfig_Vega10
-ffffffff82cacf80 r SEEDCCtrlConfig_Vega10
-ffffffff82cad040 r PSMSEEDCStallPatternConfig_Vega10
-ffffffff82cad0c0 r PSMSEEDCStallDelayConfig_Vega10
-ffffffff82cad1d0 r PSMSEEDCCtrlResetConfig_Vega10
-ffffffff82cad290 r PSMSEEDCCtrlConfig_Vega10
-ffffffff82cad350 r SEEDCForceStallPatternConfig_Vega10
-ffffffff82cad3e0 r SEEDCCtrlForceStallConfig_Vega10
-ffffffff82cae000 R vega10_pptable_funcs
-ffffffff82caf000 r pre_baco_tbl
-ffffffff82caf090 r enter_baco_tbl
-ffffffff82caf2b0 r exit_baco_tbl
-ffffffff82caf520 r clean_baco_tbl
-ffffffff82cb0000 r vega12_hwmgr_funcs
-ffffffff82cb02f0 r SMU7ThermalWithDelayPolicy
-ffffffff82cb0340 r link_width
-ffffffff82cb1000 R vega12_pptable_funcs
-ffffffff82cb2000 r clean_baco_tbl
-ffffffff82cb3000 r vega20_hwmgr_funcs
-ffffffff82cb32f0 r SMU7ThermalWithDelayPolicy
-ffffffff82cb3340 r link_width
-ffffffff82cb4000 R vega20_pptable_funcs
-ffffffff82cb5000 R ci_smu_funcs
-ffffffff82cb50e0 r defaults_hawaii_pro
-ffffffff82cb512c r defaults_hawaii_xt
-ffffffff82cb5178 r defaults_saturn_xt
-ffffffff82cb51c4 r defaults_bonaire_xt
-ffffffff82cb5210 r ci_program_jump_on_start.data
-ffffffff82cb6000 R fiji_smu_funcs
-ffffffff82cb60e0 r avfs_graphics_level
-ffffffff82cb6240 r fiji_power_tune_data_set_array
-ffffffff82cb6246 r fiji_clock_stretch_amount_conversion
-ffffffff82cb6260 r fiji_clock_stretcher_ddt_table
-ffffffff82cb7000 R iceland_smu_funcs
-ffffffff82cb70e0 r defaults_icelandxt
-ffffffff82cb712c r defaults_icelandpro
-ffffffff82cb7178 r defaults_iceland
-ffffffff82cb8000 R polaris10_smu_funcs
-ffffffff82cb80e0 r avfs_graphics_level_polaris10
-ffffffff82cb82a0 r avfs_memory_level_polaris10
-ffffffff82cb82c0 r polaris10_power_tune_data_set_array
-ffffffff82cb8310 r Range_Table
-ffffffff82cb9000 R smu10_smu_funcs
-ffffffff82cba000 r smu7_program_jump_on_start.data
-ffffffff82cba010 r pwr_virus_table_pre
-ffffffff82cba680 r pwr_virus_table_post
-ffffffff82cbaf80 r pwr_virus_section1
-ffffffff82cbb610 r pwr_virus_section2
-ffffffff82cbb660 r pwr_virus_section3
-ffffffff82cc2ab0 r pwr_virus_section4
-ffffffff82cc2e80 r pwr_virus_section5
-ffffffff82cc3490 r pwr_virus_section6
-ffffffff82cc5000 R smu8_smu_funcs
-ffffffff82cc6000 R tonga_smu_funcs
-ffffffff82cc60e0 r tonga_power_tune_data_set_array
-ffffffff82cc612c r tonga_clock_stretch_amount_conversion
-ffffffff82cc6140 r tonga_clock_stretcher_ddt_table
-ffffffff82cc7000 R vega10_smu_funcs
-ffffffff82cc8000 R vega12_smu_funcs
-ffffffff82cc9000 R vega20_smu_funcs
-ffffffff82cca000 R vegam_smu_funcs
-ffffffff82cca0e0 r vegam_power_tune_data_set_array
-ffffffff82cca130 r Range_Table
-ffffffff82ccb000 R smu_ip_funcs
-ffffffff82ccb0a0 R smu_v11_0_ip_block
-ffffffff82ccb0b8 R smu_v12_0_ip_block
-ffffffff82ccb0d0 R smu_v13_0_ip_block
-ffffffff82ccb0e8 r swsmu_pm_funcs
-ffffffff82ccc000 r arcturus_table_map
-ffffffff82ccc080 r arcturus_pwr_src_map
-ffffffff82ccc090 r arcturus_workload_map
-ffffffff82ccc0d0 r arcturus_ppt_funcs
-ffffffff82ccc4a0 r smu11_thermal_policy
-ffffffff82ccc4f0 r arcturus_i2c_algo
-ffffffff82ccc500 r arcturus_i2c_control_quirks
-ffffffff82ccc510 r arcturus_throttler_map
-ffffffff82ccc530 r arcturus_message_map
-ffffffff82cccf80 r arcturus_clk_map
-ffffffff82ccd040 r arcturus_feature_mask_map
-ffffffff82cce000 r cyan_skillfish_ppt_funcs
-ffffffff82ccf000 r navi10_ppt_funcs
-ffffffff82ccf3d0 r smu11_thermal_policy
-ffffffff82ccf420 r navi10_i2c_algo
-ffffffff82ccf430 r navi10_i2c_control_quirks
-ffffffff82ccf440 r navi1x_throttler_map
-ffffffff82ccf460 r NoDbiPrbs7
-ffffffff82cd0460 r DbiPrbs7
-ffffffff82cd2000 r sienna_cichlid_ppt_funcs
-ffffffff82cd23d0 r smu11_thermal_policy
-ffffffff82cd2420 r sienna_cichlid_i2c_algo
-ffffffff82cd2430 r sienna_cichlid_i2c_control_quirks
-ffffffff82cd2440 r sienna_cichlid_throttler_map
-ffffffff82cd3000 r smu_v11_0_irq_funcs
-ffffffff82cd3010 r link_width
-ffffffff82cd4000 r vangogh_ppt_funcs
-ffffffff82cd43d0 r vangogh_throttler_map
-ffffffff82cd5000 r renoir_ppt_funcs
-ffffffff82cd53d0 r renoir_throttler_map
-ffffffff82cd6000 r aldebaran_clk_map
-ffffffff82cd60c0 r aldebaran_table_map
-ffffffff82cd6140 r aldebaran_ppt_funcs
-ffffffff82cd6510 r smu13_thermal_policy
-ffffffff82cd6560 r aldebaran_i2c_algo
-ffffffff82cd6570 r aldebaran_i2c_control_quirks
-ffffffff82cd6580 r aldebaran_throttler_map
-ffffffff82cd65a0 r aldebaran_message_map
-ffffffff82cd6ff0 r aldebaran_feature_mask_map
-ffffffff82cd8000 r smu_v13_0_irq_funcs
-ffffffff82cd8010 r link_width
-ffffffff82cd9000 r smu_v13_0_0_ppt_funcs
-ffffffff82cd93d0 r smu13_thermal_policy
-ffffffff82cd9420 r smu_v13_0_0_i2c_algo
-ffffffff82cd9430 r smu_v13_0_0_i2c_control_quirks
-ffffffff82cd9440 r smu_v13_0_0_throttler_map
-ffffffff82cda000 r smu_v13_0_4_ppt_funcs
-ffffffff82cdb000 r smu_v13_0_5_ppt_funcs
-ffffffff82cdc000 r smu_v13_0_7_ppt_funcs
-ffffffff82cdc3d0 r smu13_thermal_policy
-ffffffff82cdc420 r smu_v13_0_7_throttler_map
-ffffffff82cdd000 r yellow_carp_ppt_funcs
-ffffffff82cde000 r __smu_message_names
-ffffffff82cdf000 R pchb_ca
-ffffffff82ce0000 R amas_ca
-ffffffff82ce0028 R amas_devices
-ffffffff82ce0040 r amas_feature
-ffffffff82ce1000 R cardslot_ca
-ffffffff82ce2000 R cardbus_ca
-ffffffff82ce3000 R com_cardbus_ca
-ffffffff82ce4000 R xl_cardbus_ca
-ffffffff82ce4030 R xl_cardbus_products
-ffffffff82ce5000 R dc_cardbus_ca
-ffffffff82ce5030 R dc_cardbus_devices
-ffffffff82ce6000 R fxp_cardbus_ca
-ffffffff82ce6028 R fxp_cardbus_devices
-ffffffff82ce7000 R rl_cardbus_devices
-ffffffff82ce7028 R rl_cardbus_ca
-ffffffff82ce8000 R re_cardbus_ca
-ffffffff82ce8028 R re_cardbus_devices
-ffffffff82ce9000 R ath_cardbus_ca
-ffffffff82cea000 R athn_cardbus_ca
-ffffffff82cea030 r athn_cardbus_devices
-ffffffff82ceb000 R atw_cardbus_ca
-ffffffff82ceb028 R atw_cardbus_devices
-ffffffff82cec000 R rtw_cardbus_ca
-ffffffff82cec028 R rtw_cardbus_devices
-ffffffff82ced000 R ral_cardbus_ca
-ffffffff82ced030 r ral_cardbus_devices
-ffffffff82cee000 R acx_cardbus_ca
-ffffffff82cee028 r acx_cardbus_devices
-ffffffff82cef000 R pgt_cardbus_ca
-ffffffff82cef028 R pgt_cardbus_devices
-ffffffff82cf0000 R ehci_cardbus_ca
-ffffffff82cf1000 R ohci_cardbus_ca
-ffffffff82cf2000 R uhci_cardbus_ca
-ffffffff82cf3000 R malo_cardbus_ca
-ffffffff82cf3028 r malo_cardbus_devices
-ffffffff82cf4000 R bwi_cardbus_ca
-ffffffff82cf4030 r bwi_cardbus_devices
-ffffffff82cf5000 R pcmcia_ca
-ffffffff82cf6000 r pcmcia_parse_cis_tuple.init_cfe
-ffffffff82cf7000 r pcmcia_cis_quirks
-ffffffff82cf8000 R ep_pcmcia_ca
-ffffffff82cf9000 R ne_pcmcia_ca
-ffffffff82cf9030 R ne2000devs
-ffffffff82cfb000 R aic_pcmcia_ca
-ffffffff82cfc000 R com_pcmcia_ca
-ffffffff82cfd000 R wdc_pcmcia_ca
-ffffffff82cfe000 R sm_pcmcia_ca
-ffffffff82cff000 R xe_pcmcia_ca
-ffffffff82d00000 R wi_pcmcia_ca
-ffffffff82d00030 r wi_pcmcia_products
-ffffffff82d01000 R malo_pcmcia_ca
-ffffffff82d02000 R an_pcmcia_ca
-ffffffff82d03000 R pcib_ca
-ffffffff82d04000 R amdpcib_ca
-ffffffff82d04028 R amdpcib_devices
-ffffffff82d05000 R tcpcib_ca
-ffffffff82d05028 R tcpcib_devices
-ffffffff82d06000 R aapic_ca
-ffffffff82d07000 R hme_pci_ca
-ffffffff82d07028 r hme_promhdr
-ffffffff82d0702a r hme_promdat
-ffffffff82d08000 R isa_ca
-ffffffff82d09000 R isadma_ca
-ffffffff82d0a000 R fdc_ca
-ffffffff82d0b000 R fd_ca
-ffffffff82d0c000 R com_isa_ca
-ffffffff82d0d000 R pckbc_isa_ca
-ffffffff82d0e000 R vga_isa_ca
-ffffffff82d0f000 R wdc_isa_ca
-ffffffff82d10000 R mpu_midi_hw_if
-ffffffff82d11000 R mpu_isa_ca
-ffffffff82d12000 R pcppi_ca
-ffffffff82d13000 R spkr_ca
-ffffffff82d13030 r pitchtab
-ffffffff82d14000 R lpt_isa_ca
-ffffffff82d15000 R wbsio_ca
-ffffffff82d16000 R schsio_ca
-ffffffff82d17000 R lm_isa_ca
-ffffffff82d17028 R lm_wbsio_ca
-ffffffff82d18000 R it_sensors
-ffffffff82d18110 R it_vrfact
-ffffffff82d18140 R it_fan_regs
-ffffffff82d18160 R it_fan_ext_regs
-ffffffff82d18178 R it_ca
-ffffffff82d19000 R abitkv_sensors
-ffffffff82d19200 R abitaa_sensors
-ffffffff82d19480 R abitav_sensors
-ffffffff82d19700 R abitas_sensors
-ffffffff82d19980 R abitax_sensors
-ffffffff82d19bc0 R abitm4_sensors
-ffffffff82d19e80 R abitan_sensors
-ffffffff82d1a120 R abital_sensors
-ffffffff82d1a3a0 R abitaw_sensors
-ffffffff82d1a700 R abitni_sensors
-ffffffff82d1a9a0 R abitat_sensors
-ffffffff82d1acc0 R abitan2_sensors
-ffffffff82d1af60 R abitab_sensors
-ffffffff82d1b220 R abitan3_sensors
-ffffffff82d1b500 R abitaw2_sensors
-ffffffff82d1b860 R abitat2_sensors
-ffffffff82d1bb60 R abitab2_sensors
-ffffffff82d1bea0 R abitin_sensors
-ffffffff82d1c1e0 R uguru_ca
-ffffffff82d1d000 R aps_ca
-ffffffff82d1e000 R wsdisplay_emul_ca
-ffffffff82d1e030 r charClass
-ffffffff82d1f000 r usl_syncops
-ffffffff82d20000 R wsevent_filtops
-ffffffff82d21000 R wskbd_ca
-ffffffff82d22000 r latin1_to_upper
-ffffffff82d23000 R wsmouse_ca
-ffffffff82d24000 R cyrillic_to_koi8
-ffffffff82d24060 R unicode_to_latin2
-ffffffff82d240e0 R unicode_to_latin7
-ffffffff82d25000 R wsemul_vt100_ops
-ffffffff82d26000 r decspcgr2uni
-ffffffff82d26100 r dectech2uni
-ffffffff82d26200 r nrctable
-ffffffff82d26320 r nrcovlpos
-ffffffff82d27000 r vt100_fkeys
-ffffffff82d270c0 r vt100_pfkeys
-ffffffff82d270e0 r vt100_numpad
-ffffffff82d28000 R pckbd_ca
-ffffffff82d28028 R pckbd_accessops
-ffffffff82d28040 R pckbd_consops
-ffffffff82d28060 R pckbd_keymapdata
-ffffffff82d28070 R pckbd_xtbl
-ffffffff82d28100 R pckbd_xtbl_ext
-ffffffff82d29000 r pckbd_keydesc_us
-ffffffff82d29250 r pckbd_keydesc_de
-ffffffff82d292f0 r pckbd_keydesc_de_nodead
-ffffffff82d29310 r pckbd_keydesc_fr
-ffffffff82d293d0 r pckbd_keydesc_fr_dvorak_bepo
-ffffffff82d29510 r pckbd_keydesc_dk
-ffffffff82d295a0 r pckbd_keydesc_dk_nodead
-ffffffff82d295b0 r pckbd_keydesc_it
-ffffffff82d29640 r pckbd_keydesc_uk
-ffffffff82d296e0 r pckbd_keydesc_jp
-ffffffff82d29750 r pckbd_keydesc_sv
-ffffffff82d29780 r pckbd_keydesc_sv_nodead
-ffffffff82d29790 r pckbd_keydesc_no
-ffffffff82d297c0 r pckbd_keydesc_no_nodead
-ffffffff82d297d0 r pckbd_keydesc_us_declk
-ffffffff82d29860 r pckbd_keydesc_us_dvorak
-ffffffff82d29900 r pckbd_keydesc_us_colemak
-ffffffff82d29948 r pckbd_keydesc_swapctrlcaps
-ffffffff82d29960 r pckbd_keydesc_iopener
-ffffffff82d299b0 r pckbd_keydesc_es
-ffffffff82d29a50 r pckbd_keydesc_be
-ffffffff82d29b10 r pckbd_keydesc_ru
-ffffffff82d29c80 r pckbd_keydesc_ua
-ffffffff82d29e10 r pckbd_keydesc_sg
-ffffffff82d29ec0 r pckbd_keydesc_sg_nodead
-ffffffff82d29ee0 r pckbd_keydesc_sf
-ffffffff82d29f00 r pckbd_keydesc_pt
-ffffffff82d29f90 r pckbd_keydesc_lt
-ffffffff82d2a070 r pckbd_keydesc_la
-ffffffff82d2a100 r pckbd_keydesc_br
-ffffffff82d2a180 r pckbd_keydesc_tr
-ffffffff82d2a230 r pckbd_keydesc_tr_nodead
-ffffffff82d2a250 r pckbd_keydesc_pl
-ffffffff82d2a2b0 r pckbd_keydesc_hu
-ffffffff82d2a3c0 r pckbd_keydesc_si
-ffffffff82d2a4d0 r pckbd_keydesc_cf
-ffffffff82d2a5a0 r pckbd_keydesc_cf_nodead
-ffffffff82d2a5c0 r pckbd_keydesc_lv
-ffffffff82d2a640 r pckbd_keydesc_nl
-ffffffff82d2a720 r pckbd_keydesc_nl_nodead
-ffffffff82d2a740 r pckbd_keydesc_is
-ffffffff82d2a7cc r pckbd_keydesc_is_nodead
-ffffffff82d2a7e0 r pckbd_keydesc_ee
-ffffffff82d2a890 r pckbd_keydesc_ee_nodead
-ffffffff82d2a8b0 R pckbd_keydesctab
-ffffffff82d2b000 R pms_ca
-ffffffff82d2b028 R pms_accessops
-ffffffff82d2b040 R pms_sec_accessops
-ffffffff82d2b060 R pms_protocols
-ffffffff82d2b1e0 r alps_models
-ffffffff82d2c000 R skgpio_led_offset
-ffffffff82d2c008 R skgpio_ca
-ffffffff82d2d000 R hidkbd_trtab
-ffffffff82d2d100 r apple_fn_trans
-ffffffff82d2d120 r apple_tb_trans
-ffffffff82d2d140 r apple_mba_trans
-ffffffff82d2e000 r hidcc_attach_wskbd.accessops
-ffffffff82d2e020 r hidcc_keysyms
-ffffffff82d2f000 R usb_ca
-ffffffff82d30000 R usb_known_products
-ffffffff82d3bf70 R usb_known_vendors
-ffffffff82d3e780 R usbd_error_strs
-ffffffff82d3f000 R usb_quirks
-ffffffff82d3f390 R usb_dev_quirks
-ffffffff82d3f398 R usbd_no_quirk
-ffffffff82d40000 R uhub_ca
-ffffffff82d40028 R uhub_uhub_ca
-ffffffff82d41000 R uaudio_ca
-ffffffff82d41028 R uaudio_hw_if
-ffffffff82d410e0 R uaudio_rates
-ffffffff82d41120 r uaudio_clkname.names
-ffffffff82d41140 r uaudio_feature_addent.features
-ffffffff82d42000 R uvideo_ca
-ffffffff82d42028 R uvideo_hw_if
-ffffffff82d42100 R uvideo_devs
-ffffffff82d43000 r utvfu_select_norm.pal
-ffffffff82d43040 r utvfu_select_norm.ntsc
-ffffffff82d43080 r utvfu_setup_capture.setup
-ffffffff82d43180 r utvfu_audio_start_chip.setup
-ffffffff82d431c8 r utvfu_audio_stop_chip.setup
-ffffffff82d431d8 R utvfu_ca
-ffffffff82d43200 R utvfu_vid_hw_if
-ffffffff82d432d0 R utvfu_au_hw_if
-ffffffff82d44000 R udl_ca
-ffffffff82d44030 r udl_devs
-ffffffff82d440b0 r udl_modes
-ffffffff82d45000 R umidi_hw_if
-ffffffff82d45030 R umidi_ca
-ffffffff82d45060 r umidi_evlen
-ffffffff82d45080 r packet_length
-ffffffff82d46000 r quirk_name
-ffffffff82d47000 R ucom_ca
-ffffffff82d48000 R ugen_ca
-ffffffff82d48028 R ugenread_intr_filtops
-ffffffff82d48058 R ugenread_isoc_filtops
-ffffffff82d49000 R uhidev_ca
-ffffffff82d49030 r uhid_graphire_report_descr
-ffffffff82d490b0 r uhid_graphire3_4x5_report_descr
-ffffffff82d49160 r uhid_xb360gp_report_descr
-ffffffff82d49210 r uhid_xbonegp_report_descr
-ffffffff82d4a000 R uhid_ca
-ffffffff82d4a028 R uhidread_filtops
-ffffffff82d4b000 R fido_ca
-ffffffff82d4c000 R ujoy_ca
-ffffffff82d4d000 r ukbd_keydesc_us
-ffffffff82d4d290 r ukbd_keydesc_de
-ffffffff82d4d340 r ukbd_keydesc_de_nodead
-ffffffff82d4d360 r ukbd_keydesc_fr
-ffffffff82d4d420 r ukbd_keydesc_fr_apple
-ffffffff82d4d560 r ukbd_keydesc_fr_dvorak_bepo
-ffffffff82d4d6a0 r ukbd_keydesc_dk
-ffffffff82d4d740 r ukbd_keydesc_dk_nodead
-ffffffff82d4d750 r ukbd_keydesc_it
-ffffffff82d4d7f0 r ukbd_keydesc_uk
-ffffffff82d4d8a0 r ukbd_keydesc_jp
-ffffffff82d4d910 r ukbd_keydesc_sv
-ffffffff82d4d940 r ukbd_keydesc_sv_nodead
-ffffffff82d4d950 r ukbd_keydesc_no
-ffffffff82d4d980 r ukbd_keydesc_no_nodead
-ffffffff82d4d990 r ukbd_keydesc_us_dvorak
-ffffffff82d4da30 r ukbd_keydesc_us_colemak
-ffffffff82d4da78 r ukbd_keydesc_swapctrlcaps
-ffffffff82d4da90 r ukbd_keydesc_iopener
-ffffffff82d4dae0 r ukbd_keydesc_es
-ffffffff82d4db80 r ukbd_keydesc_be
-ffffffff82d4dc40 r ukbd_keydesc_ru
-ffffffff82d4ddb0 r ukbd_keydesc_ua
-ffffffff82d4df50 r ukbd_keydesc_sg
-ffffffff82d4e010 r ukbd_keydesc_sg_nodead
-ffffffff82d4e030 r ukbd_keydesc_sf
-ffffffff82d4e050 r ukbd_keydesc_pt
-ffffffff82d4e0e0 r ukbd_keydesc_pt_apple
-ffffffff82d4e100 r ukbd_keydesc_lt
-ffffffff82d4e1e0 r ukbd_keydesc_la
-ffffffff82d4e280 r ukbd_keydesc_br
-ffffffff82d4e310 r ukbd_keydesc_tr
-ffffffff82d4e3d0 r ukbd_keydesc_tr_nodead
-ffffffff82d4e3f0 r ukbd_keydesc_pl
-ffffffff82d4e450 r ukbd_keydesc_hu
-ffffffff82d4e560 r ukbd_keydesc_si
-ffffffff82d4e680 r ukbd_keydesc_cf
-ffffffff82d4e760 r ukbd_keydesc_cf_nodead
-ffffffff82d4e780 r ukbd_keydesc_lv
-ffffffff82d4e800 r ukbd_keydesc_nl
-ffffffff82d4e8e0 r ukbd_keydesc_nl_nodead
-ffffffff82d4e900 r ukbd_keydesc_is
-ffffffff82d4e994 r ukbd_keydesc_is_nodead
-ffffffff82d4e9a0 r ukbd_keydesc_ee
-ffffffff82d4ea50 r ukbd_keydesc_ee_nodead
-ffffffff82d4ea70 R ukbd_keydesctab
-ffffffff82d4f000 R ukbd_countrylayout
-ffffffff82d4f090 R ukbd_consops
-ffffffff82d4f0b0 R ukbd_accessops
-ffffffff82d4f0c8 R ukbd_ca
-ffffffff82d50000 R ums_accessops
-ffffffff82d50018 R ums_ca
-ffffffff82d51000 R umt_accessops
-ffffffff82d51018 R umt_ca
-ffffffff82d52000 R uts_devs
-ffffffff82d52010 R uts_accessops
-ffffffff82d52028 R uts_ca
-ffffffff82d53000 R ubcmtp_accessops
-ffffffff82d53018 R ubcmtp_ca
-ffffffff82d53040 r ubcmtp_devices
-ffffffff82d54000 R ucycom_methods
-ffffffff82d54040 R ucycom_devs
-ffffffff82d54050 R ucycom_ca
-ffffffff82d55000 R uslhcom_methods
-ffffffff82d55040 R uslhcom_ca
-ffffffff82d55068 r uslhcom_devs
-ffffffff82d56000 R ulpt_ca
-ffffffff82d57000 R umass_ca
-ffffffff82d57028 R umass_bbb_methods
-ffffffff82d57040 R umass_cbi_methods
-ffffffff82d58000 R umass_quirks
-ffffffff82d59000 R umass_scsi_switch
-ffffffff82d5a000 R uthum_devs
-ffffffff82d5a008 R uthum_ca
-ffffffff82d5a030 r uthum_sensor_type_s
-ffffffff82d5b000 R ugold_devs
-ffffffff82d5b010 R ugold_ca
-ffffffff82d5c000 R utrh_devs
-ffffffff82d5c008 R utrh_ca
-ffffffff82d5d000 R uoakrh_devs
-ffffffff82d5d008 R uoakrh_ca
-ffffffff82d5d030 R uoakrh_methods
-ffffffff82d5e000 R uoaklux_devs
-ffffffff82d5e008 R uoaklux_ca
-ffffffff82d5e030 R uoaklux_methods
-ffffffff82d5f000 R uoakv_devs
-ffffffff82d5f008 R uoakv_ca
-ffffffff82d5f030 R uoakv_methods
-ffffffff82d60000 R uonerng_ca
-ffffffff82d61000 R urng_ca
-ffffffff82d61030 r urng_devs
-ffffffff82d62000 R udcf_ca
-ffffffff82d62028 r udcf_devs
-ffffffff82d63000 R umbg_ca
-ffffffff82d64000 R uvisor_methods
-ffffffff82d64040 R uvisor_ca
-ffffffff82d64070 r uvisor_devs
-ffffffff82d65000 R udsbr_hw_if
-ffffffff82d65028 R udsbr_ca
-ffffffff82d66000 R utwitch_devs
-ffffffff82d66008 R utwitch_ca
-ffffffff82d67000 R aue_devs
-ffffffff82d671b0 R aue_ca
-ffffffff82d68000 R axe_devs
-ffffffff82d680d0 R axe_ca
-ffffffff82d69000 R axen_devs
-ffffffff82d69020 R axen_ca
-ffffffff82d6a000 R smsc_ca
-ffffffff82d6a030 r smsc_devs
-ffffffff82d6b000 R cue_ca
-ffffffff82d6c000 R kue_devs
-ffffffff82d6c088 R kue_ca
-ffffffff82d6d000 R cdce_devs
-ffffffff82d6d0a0 R cdce_ca
-ffffffff82d6e000 R urndis_ca
-ffffffff82d6e030 R urndis_class
-ffffffff82d6f000 R mos_devs
-ffffffff82d6f018 R mos_ca
-ffffffff82d70000 R mue_devs
-ffffffff82d70020 R mue_ca
-ffffffff82d71000 R udav_ca
-ffffffff82d71030 r udav_devs
-ffffffff82d72000 R upl_ca
-ffffffff82d73000 R ugl_ca
-ffffffff82d74000 R url_ca
-ffffffff82d74030 r url_devs
-ffffffff82d75000 R ure_devs
-ffffffff82d750f0 R ure_ca
-ffffffff82d76000 R uaq_devs
-ffffffff82d76018 R uaq_ca
-ffffffff82d77000 R umodem_methods
-ffffffff82d77040 R umodem_ca
-ffffffff82d78000 R uftdi_methods
-ffffffff82d78040 R uftdi_ca
-ffffffff82d78070 r uftdi_devs
-ffffffff82d79000 R uplcom_methods
-ffffffff82d79040 R uplcom_ca
-ffffffff82d79070 r uplcom_devs
-ffffffff82d7a000 R umct_methods
-ffffffff82d7a040 R umct_ca
-ffffffff82d7a070 r umct_devs
-ffffffff82d7b000 R uvscom_methods
-ffffffff82d7b040 R uvscom_ca
-ffffffff82d7b070 r uvscom_devs
-ffffffff82d7c000 R ubsa_methods
-ffffffff82d7c040 R ubsa_devs
-ffffffff82d7c060 R ubsa_ca
-ffffffff82d7d000 R ukspan_ca
-ffffffff82d7d028 r ukspan_devs
-ffffffff82d7d030 r ukspan_methods
-ffffffff82d7e000 R uslcom_methods
-ffffffff82d7e040 R uslcom_ca
-ffffffff82d7e070 r uslcom_devs
-ffffffff82d7f000 R uark_methods
-ffffffff82d7f040 R uark_ca
-ffffffff82d7f068 r uark_devs
-ffffffff82d80000 R moscom_methods
-ffffffff82d80040 R moscom_ca
-ffffffff82d80068 r moscom_devs
-ffffffff82d81000 R umcs_methods
-ffffffff82d81040 R umcs_devs
-ffffffff82d81050 R umcs_ca
-ffffffff82d82000 R uscom_methods
-ffffffff82d82040 R uscom_ca
-ffffffff82d82068 r uscom_devs
-ffffffff82d83000 R ucrcom_methods
-ffffffff82d83040 R ucrcom_ca
-ffffffff82d84000 R uxrcom_methods
-ffffffff82d84040 R uxrcom_ca
-ffffffff82d84068 r uxrcom_devs
-ffffffff82d85000 R uipaq_methods
-ffffffff82d85040 R uipaq_ca
-ffffffff82d85070 r uipaq_devs
-ffffffff82d86000 R umsm_methods
-ffffffff82d86040 R umsm_ca
-ffffffff82d86070 r umsm_devs
-ffffffff82d87000 R uchcom_methods
-ffffffff82d87040 R uchcom_ca
-ffffffff82d87068 r uchcom_devs
-ffffffff82d87080 r dividers
-ffffffff82d88000 R uticom_methods
-ffffffff82d88040 R uticom_ca
-ffffffff82d88070 r uticom_devs
-ffffffff82d89000 R wi_usb_devs
-ffffffff82d890f0 R wi_usb_ca
-ffffffff82d8a000 R atu_ca
-ffffffff82d8b000 R ural_ca
-ffffffff82d8b030 r ural_devs
-ffffffff82d8b0a0 r ural_rf2522_r2
-ffffffff82d8b0e0 r ural_rf2524_r2
-ffffffff82d8b120 r ural_rf2525_hi_r2
-ffffffff82d8b160 r ural_rf2525_r2
-ffffffff82d8b1a0 r ural_rf2525e_r2
-ffffffff82d8b1e0 r ural_rf2526_hi_r2
-ffffffff82d8b220 r ural_rf2526_r2
-ffffffff82d8b260 r ural_def_bbp
-ffffffff82d8b2a0 r ural_def_mac
-ffffffff82d8c000 R rum_ca
-ffffffff82d8c030 r rum_devs
-ffffffff82d8c110 r rum_rf5225
-ffffffff82d8c460 r rum_rf5226
-ffffffff82d8c7b0 r rum_def_bbp
-ffffffff82d8c7f0 r rum_def_mac
-ffffffff82d8d000 R run_ca
-ffffffff82d8d030 r run_devs
-ffffffff82d8d430 r rt2860_rf2850
-ffffffff82d8d860 r rt2860_rates
-ffffffff82d8d920 r rt5592_freqs_40mhz
-ffffffff82d8da60 r rt5592_freqs_20mhz
-ffffffff82d8dba0 r rt5592_2ghz_def_rf
-ffffffff82d8dbe0 r rt5592_chan_5ghz
-ffffffff82d8de30 r rt5592_def_bbp
-ffffffff82d8de70 r rt5592_bbp_r196
-ffffffff82d8ded0 r rt5390_def_bbp
-ffffffff82d8df00 r rt3572_def_rf
-ffffffff82d8df40 r rt3070_def_rf
-ffffffff82d8df70 r rt3593_def_rf
-ffffffff82d8dfb0 r rt5592_def_rf
-ffffffff82d8dfe0 r rt5392_def_rf
-ffffffff82d8e060 r rt5390_def_rf
-ffffffff82d8e0e0 r rt2870_def_mac
-ffffffff82d8f000 R mtw_ca
-ffffffff82d8f030 r mtw_devs
-ffffffff82d8f070 r rt2860_rates
-ffffffff82d8f130 r mt7601_rf_chan
-ffffffff82d8f1a0 r mt7601_def_bbp
-ffffffff82d8f2d0 r mt7601_rf_bank0
-ffffffff82d8f330 r mt7601_rf_bank4
-ffffffff82d8f3b0 r mt7601_rf_bank5
-ffffffff82d8f430 r mt7601_def_mac
-ffffffff82d90000 R zyd_ca
-ffffffff82d90030 r zyd_devs
-ffffffff82d901b0 r zyd_rfmd_init.phyini
-ffffffff82d902e0 r zyd_rfmd_init.rfini
-ffffffff82d90330 r zyd_rfmd_set_channel.rfprog
-ffffffff82d903a0 r zyd_al2230_init.phyini
-ffffffff82d90480 r zyd_al2230_init.rfini
-ffffffff82d904e0 r zyd_al2230_init_b.phyini
-ffffffff82d905d0 r zyd_al2230_init_b.rfini
-ffffffff82d90620 r zyd_al2230_set_channel.rfprog
-ffffffff82d906d0 r zyd_al7230B_init.phyini_1
-ffffffff82d907b0 r zyd_al7230B_init.rfini_1
-ffffffff82d907f0 r zyd_al7230B_set_channel.rfprog
-ffffffff82d90860 r zyd_al7230B_set_channel.rfsc
-ffffffff82d90890 r zyd_al2210_init.phyini
-ffffffff82d908f0 r zyd_al2210_init.rfini
-ffffffff82d90920 r zyd_al2210_set_channel.rfprog
-ffffffff82d90960 r zyd_gct_init.phyini
-ffffffff82d909b0 r zyd_gct_init.rfini
-ffffffff82d90a50 r zyd_gct_set_channel.rfprog
-ffffffff82d90a90 r zyd_maxim_set_channel.phyini
-ffffffff82d90ba0 r zyd_maxim_set_channel.rfini
-ffffffff82d90be0 r zyd_maxim_set_channel.rfprog
-ffffffff82d90c50 r zyd_maxim2_set_channel.phyini
-ffffffff82d90d70 r zyd_maxim2_set_channel.rfini
-ffffffff82d90db0 r zyd_maxim2_set_channel.rfprog
-ffffffff82d90e20 r zyd_rf_name.zyd_rfs
-ffffffff82d90ea0 r zyd_def_phyB
-ffffffff82d910d0 r zyd_def_phy
-ffffffff82d92000 R upgt_ca
-ffffffff82d92028 r upgt_devs_1
-ffffffff82d92030 r upgt_devs_2
-ffffffff82d93000 R urtw_ca
-ffffffff82d93030 r urtw_devs
-ffffffff82d93090 r urtw_ratetable
-ffffffff82d930f0 r urtw_8225_gain
-ffffffff82d93110 r urtw_8225_txpwr_cck_ch14
-ffffffff82d93140 r urtw_8225_txpwr_cck
-ffffffff82d93170 r urtw_8225_tx_gain_cck_ofdm
-ffffffff82d93176 r urtw_8225_txpwr_ofdm
-ffffffff82d93180 r urtw_8225_rf_part1
-ffffffff82d93200 r urtw_8225_rxgain
-ffffffff82d932c0 r urtw_8225_agc
-ffffffff82d93340 r urtw_8225_rf_part2
-ffffffff82d93470 r urtw_8225_rf_part3
-ffffffff82d93550 r urtw_8225_channel
-ffffffff82d9358c r urtw_8225_threshold
-ffffffff82d935a0 r urtw_8225v2_gain_bg
-ffffffff82d935c0 r urtw_8225v2_tx_gain_cck_ofdm
-ffffffff82d935f0 r urtw_8225v2_rf_part1
-ffffffff82d93670 r urtw_8225v2_rxgain
-ffffffff82d93730 r urtw_8225v2_rf_part2
-ffffffff82d93870 r urtw_8225v2_rf_part3
-ffffffff82d93970 r urtw_8187b_regtbl
-ffffffff82d93a90 r urtw_8225v2_b_rf
-ffffffff82d93b20 r urtw_8225v2_agc
-ffffffff82d93ba0 r urtw_8225v2_ofdm
-ffffffff82d94000 R urtwn_ca
-ffffffff82d94030 r urtwn_devs
-ffffffff82d94340 r rtl8188eu_mac
-ffffffff82d944b0 r rtl8188ftv_mac
-ffffffff82d94650 r rtl8192eu_mac
-ffffffff82d947f0 r rtl8192cu_mac
-ffffffff82d94948 r rtl8188eu_bb_prog
-ffffffff82d94970 r rtl8188ftv_bb_prog
-ffffffff82d94998 r rtl8192eu_bb_prog
-ffffffff82d949c0 r rtl8188ce_bb_prog
-ffffffff82d949e8 r rtl8188ru_bb_prog
-ffffffff82d94a10 r rtl8188cu_bb_prog
-ffffffff82d94a38 r rtl8192ce_bb_prog
-ffffffff82d94a60 r rtl8192cu_bb_prog
-ffffffff82d94a90 r rtl8188eu_bb_regs
-ffffffff82d94c10 r rtl8188eu_bb_vals
-ffffffff82d94f10 r rtl8188eu_agc_vals
-ffffffff82d95110 r rtl8188ftv_bb_regs
-ffffffff82d952b0 r rtl8188ftv_bb_vals
-ffffffff82d955f0 r rtl8188ftv_agc_vals
-ffffffff82d956f0 r rtl8192e_bb_regs
-ffffffff82d95890 r rtl8192e_bb_vals
-ffffffff82d95bd0 r rtl8192eu_agc_vals
-ffffffff82d95dd0 r rtl8192ce_bb_regs
-ffffffff82d95f50 r rtl8188ce_bb_vals
-ffffffff82d96240 r rtl8188ce_agc_vals
-ffffffff82d964c0 r rtl8188ru_bb_regs
-ffffffff82d96640 r rtl8188ru_bb_vals
-ffffffff82d96940 r rtl8188ru_agc_vals
-ffffffff82d96bc0 r rtl8188cu_bb_vals
-ffffffff82d96eb0 r rtl8192ce_bb_vals
-ffffffff82d971a0 r rtl8192ce_agc_vals
-ffffffff82d97420 r rtl8192cu_bb_vals
-ffffffff82d98000 R rsu_ca
-ffffffff82d98030 r rsu_devs
-ffffffff82d980c8 r rsu_devs_noht
-ffffffff82d980d0 r rsu_qid2idx_4ep
-ffffffff82d980da r rsu_qid2idx_6ep
-ffffffff82d980e4 r rsu_qid2idx_11ep
-ffffffff82d980ee r r92s_epaddr
-ffffffff82d99000 R otus_ca
-ffffffff82d99030 r otus_devs
-ffffffff82d99090 r ar_chans
-ffffffff82d990c0 r otus_rates
-ffffffff82d990e0 r ar5416_phy_regs
-ffffffff82d99380 r ar5416_phy_vals_2ghz_20mhz
-ffffffff82d998b0 r ar5416_phy_vals_5ghz_20mhz
-ffffffff82d99de0 r ar5416_banks_vals_5ghz
-ffffffff82d99ef0 r ar5416_banks_vals_2ghz
-ffffffff82d9a000 r ar5416_banks_regs
-ffffffff82d9b000 R umb_regstates
-ffffffff82d9b080 R umb_dataclasses
-ffffffff82d9b190 R umb_simstate
-ffffffff82d9b210 R umb_messages
-ffffffff82d9b2b0 R umb_status
-ffffffff82d9b570 R umb_cids
-ffffffff82d9b6e0 R umb_pktstate
-ffffffff82d9b740 R umb_actstate
-ffffffff82d9b7a0 R umb_error
-ffffffff82d9b830 R umb_pintype
-ffffffff82d9b960 R umb_istate
-ffffffff82d9b9f0 R umb_ca
-ffffffff82d9ba20 R umb_quirks
-ffffffff82d9c000 R uath_ca
-ffffffff82d9c030 r uath_devs
-ffffffff82d9d000 R athn_usb_ca
-ffffffff82d9d030 r athn_usb_devs
-ffffffff82d9e000 R uow_ca
-ffffffff82d9e028 r uow_devs
-ffffffff82d9f000 R uberry_devices
-ffffffff82d9f008 R uberry_ca
-ffffffff82da0000 R upd_ca
-ffffffff82da1000 R uwacom_devs
-ffffffff82da1010 R uwacom_ca
-ffffffff82da1038 R uwacom_accessops
-ffffffff82da2000 R bwfm_usb_ca
-ffffffff82da2030 r bwfm_usbdevs
-ffffffff82da3000 R umstc_ca
-ffffffff82da3028 r umstc_devs
-ffffffff82da4000 R uhidpp_ca
-ffffffff82da4028 r uhidpp_devs
-ffffffff82da5000 R ucc_ca
-ffffffff82da6000 R iic_ca
-ffffffff82da7000 r probes
-ffffffff82da8000 R lmtemp_ca
-ffffffff82da9000 R lmn_ca
-ffffffff82daa000 R lmenv_ca
-ffffffff82dab000 R maxtmp_ca
-ffffffff82dac000 R adc_ca
-ffffffff82dad000 R admtemp_ca
-ffffffff82dae000 R admlc_ca
-ffffffff82daf000 R admtm_ca
-ffffffff82db0000 R admtmp_ca
-ffffffff82db1000 R admtt_ca
-ffffffff82db2000 R maxds_ca
-ffffffff82db3000 R adt_ca
-ffffffff82db4000 R lm_i2c_ca
-ffffffff82db5000 R admcts_ca
-ffffffff82db6000 R wbng_ca
-ffffffff82db7000 R nvt_ca
-ffffffff82db7030 r nvt_volt_desc
-ffffffff82db8000 R adl_ca
-ffffffff82db9000 R andl_ca
-ffffffff82db9030 r andl_temp
-ffffffff82dba000 R spdmem_iic_ca
-ffffffff82dbb000 R sdtemp_ca
-ffffffff82dbc000 R lisa_ca
-ffffffff82dbd000 R ihidev_ca
-ffffffff82dbe000 R ikbd_consops
-ffffffff82dbe020 R ikbd_accessops
-ffffffff82dbe038 R ikbd_ca
-ffffffff82dbf000 R ims_accessops
-ffffffff82dbf018 R ims_ca
-ffffffff82dc0000 R imt_accessops
-ffffffff82dc0018 R imt_ca
-ffffffff82dc1000 R iatp_accessops
-ffffffff82dc1018 R iatp_ca
-ffffffff82dc1040 r mxt_t19_button_map_devs
-ffffffff82dc2000 R bgw_ca
-ffffffff82dc3000 R icc_ca
-ffffffff82dc4000 R gpio_ca
-ffffffff82dc5000 r sbtn_pnp
-ffffffff82dc5108 R acpiread_filtops
-ffffffff82dc6000 R hext
-ffffffff82dc8000 R acpitimer_ca
-ffffffff82dc9000 R acpiac_ca
-ffffffff82dca000 R acpibat_ca
-ffffffff82dcb000 R acpibtn_ca
-ffffffff82dcc000 R acpicmos_ca
-ffffffff82dcd000 R acpicpu_ca
-ffffffff82dce000 R acpihpet_ca
-ffffffff82dcf000 R acpiec_ca
-ffffffff82dd0000 R acpitz_ca
-ffffffff82dd1000 R acpimadt_ca
-ffffffff82dd2000 R acpimcfg_ca
-ffffffff82dd3000 R acpiprt_ca
-ffffffff82dd4000 R acpidmar_ca
-ffffffff82dd5000 R acpidock_ca
-ffffffff82dd6000 R abl_ca
-ffffffff82dd7000 R asmc_ca
-ffffffff82dd7030 r asmc_prods
-ffffffff82dd86c0 r asmc_temp_desc
-ffffffff82dd8c60 r asmc_fan_loc
-ffffffff82dd8cf0 r asmc_light_desc
-ffffffff82dd9000 R acpiasus_ca
-ffffffff82dda000 R acpithinkpad_ca
-ffffffff82ddb000 R acpitoshiba_ca
-ffffffff82ddc000 R acpisony_ca
-ffffffff82ddd000 R acpivideo_ca
-ffffffff82dde000 R acpivout_ca
-ffffffff82ddf000 R acpipwrres_ca
-ffffffff82de0000 R aibs_ca
-ffffffff82de1000 R aplgpio_ca
-ffffffff82de2000 R bytgpio_ca
-ffffffff82de2030 R byt_score_pins
-ffffffff82de21d0 R byt_ncore_pins
-ffffffff82de2240 R byt_sus_pins
-ffffffff82de3000 R chvgpio_ca
-ffffffff82de3030 R chv_southwest_pins
-ffffffff82de3050 R chv_north_pins
-ffffffff82de3068 R chv_east_pins
-ffffffff82de3080 R chv_southeast_pins
-ffffffff82de4000 R glkgpio_ca
-ffffffff82de5000 R pchgpio_ca
-ffffffff82de5030 R spt_lp_groups
-ffffffff82de5068 R spt_lp_device
-ffffffff82de5080 R spt_h_groups
-ffffffff82de50c8 R spt_h_device
-ffffffff82de50e0 R cnl_h_groups
-ffffffff82de5138 R cnl_h_device
-ffffffff82de5150 R cnl_lp_groups
-ffffffff82de5190 R cnl_lp_device
-ffffffff82de51b0 R tgl_lp_groups
-ffffffff82de5208 R tgl_lp_device
-ffffffff82de5220 R tgl_h_groups
-ffffffff82de5288 R tgl_h_device
-ffffffff82de6000 R tipmic_ca
-ffffffff82de7000 R ccpmic_ca
-ffffffff82de8000 R com_acpi_ca
-ffffffff82de9000 R sdhc_acpi_ca
-ffffffff82dea000 R dwiic_acpi_ca
-ffffffff82deb000 R acpicbkbd_ca
-ffffffff82dec000 R acpials_ca
-ffffffff82ded000 R tpm_devs
-ffffffff82ded148 R tpm_ca
-ffffffff82dee000 R acpihve_ca
-ffffffff82def000 R acpisbs_battery_checks
-ffffffff82def420 R acpisbs_ca
-ffffffff82df0000 R acpisurface_ca
-ffffffff82df1000 R ipmi_acpi_ca
-ffffffff82df2000 R amdgpio_ca
-ffffffff82df3000 R acpihid_ca
-ffffffff82df3030 r acpihid_dsm_funcs
-ffffffff82df4000 R iosf_acpi_ca
-ffffffff82df5000 R acpi_ca
-ffffffff82df6000 ? acpi_real_mode_resume
-ffffffff82df62fb R acpi_resume_end
-ffffffff82df62fb R acpi_tramp_data_start
-ffffffff82df64a8 R acpi_tramp_data_end
-ffffffff82df7000 R acpipci_ca
-ffffffff82df8000 R efi_ca
-ffffffff82df9000 R vmm_ca
-ffffffff82dfa000 R vmm_kp_contig
-ffffffff82dfa030 R vmm_vmx_sreg_vmcs_fields
-ffffffff82dfb000 R sdmmc_ca
-ffffffff82dfc000 R switch_group0_functions
-ffffffff82dfc050 R sdmmc_mmc_timings
-ffffffff82dfd000 R sdmmc_switch
-ffffffff82dfe000 R bwfm_sdio_ca
-ffffffff82dff000 R onewire_ca
-ffffffff82e00000 r crc8_table
-ffffffff82e00100 r crc16_table_high
-ffffffff82e00200 r crc16_table_low
-ffffffff82e01000 R owid_ca
-ffffffff82e01028 r owid_fams
-ffffffff82e02000 R owsbm_ca
-ffffffff82e02028 r owsbm_fams
-ffffffff82e03000 R owtemp_ca
-ffffffff82e03028 r owtemp_fams
-ffffffff82e04000 R owctr_ca
-ffffffff82e04028 r owctr_fams
-ffffffff82e05000 R textraloc
-ffffffff82e06000 R ostype
-ffffffff82e06008 R osrelease
-ffffffff82e06010 R osversion
-ffffffff82e06040 R sccs
-ffffffff82e060b0 R version
-ffffffff82e07000 A __nofault_start
-ffffffff82e07018 A __nofault_end
-ffffffff82e08000 R codepatch_begin
-ffffffff82e10000 R codepatch_end
-ffffffff82e10000 c XUsyscall_meltdown
-ffffffff82e103fa c doreti_iret_meltdown
-ffffffff82e11000 c Xalltraps
-ffffffff82e12000 A __retguard_start
-ffffffff82e12000 r __retguard_366
-ffffffff82e12008 r __retguard_1072
-ffffffff82e12010 r __retguard_1444
-ffffffff82e12018 r __retguard_3081
-ffffffff82e12020 r __retguard_3384
-ffffffff82e12028 r __retguard_297
-ffffffff82e13000 r __retguard_2535
-ffffffff82e13008 r __retguard_2245
-ffffffff82e13010 r __retguard_1236
-ffffffff82e13018 r __retguard_2615
-ffffffff82e13020 r __retguard_3871
-ffffffff82e13028 r __retguard_1394
-ffffffff82e13030 r __retguard_659
-ffffffff82e13038 r __retguard_871
-ffffffff82e13040 r __retguard_1529
-ffffffff82e13048 r __retguard_1839
-ffffffff82e13050 r __retguard_357
-ffffffff82e13058 r __retguard_2628
-ffffffff82e13060 r __retguard_1353
-ffffffff82e13068 r __retguard_2076
-ffffffff82e13070 r __retguard_3529
-ffffffff82e13078 r __retguard_467
-ffffffff82e13080 r __retguard_3446
-ffffffff82e13088 r __retguard_2512
-ffffffff82e13090 r __retguard_3410
-ffffffff82e13098 r __retguard_220
-ffffffff82e130a0 r __retguard_3174
-ffffffff82e130a8 r __retguard_2506
-ffffffff82e130b0 r __retguard_3229
-ffffffff82e130b8 r __retguard_1874
-ffffffff82e130c0 r __retguard_98
-ffffffff82e130c8 r __retguard_3572
-ffffffff82e130d0 r __retguard_108
-ffffffff82e130d8 r __retguard_655
-ffffffff82e130e0 r __retguard_3747
-ffffffff82e130e8 r __retguard_1881
-ffffffff82e130f0 r __retguard_804
-ffffffff82e130f8 r __retguard_271
-ffffffff82e13100 r __retguard_2625
-ffffffff82e13108 r __retguard_1207
-ffffffff82e13110 r __retguard_2891
-ffffffff82e13118 r __retguard_2980
-ffffffff82e13120 r __retguard_1216
-ffffffff82e13128 r __retguard_3117
-ffffffff82e13130 r __retguard_39
-ffffffff82e13138 r __retguard_2582
-ffffffff82e13140 r __retguard_1091
-ffffffff82e13148 r __retguard_3783
-ffffffff82e13150 r __retguard_1243
-ffffffff82e13158 r __retguard_2078
-ffffffff82e13160 r __retguard_81
-ffffffff82e13168 r __retguard_3221
-ffffffff82e13170 r __retguard_191
-ffffffff82e13178 r __retguard_1454
-ffffffff82e13180 r __retguard_2657
-ffffffff82e13188 r __retguard_1824
-ffffffff82e13190 r __retguard_1770
-ffffffff82e13198 r __retguard_1171
-ffffffff82e131a0 r __retguard_3841
-ffffffff82e131a8 r __retguard_3974
-ffffffff82e131b0 r __retguard_1232
-ffffffff82e131b8 r __retguard_2128
-ffffffff82e131c0 r __retguard_2171
-ffffffff82e131c8 r __retguard_3902
-ffffffff82e131d0 r __retguard_227
-ffffffff82e14000 r __retguard_2921
-ffffffff82e14008 r __retguard_2335
-ffffffff82e14010 r __retguard_2310
-ffffffff82e14018 r __retguard_1300
-ffffffff82e14020 r __retguard_769
-ffffffff82e14028 r __retguard_1570
-ffffffff82e14030 r __retguard_2292
-ffffffff82e14038 r __retguard_1308
-ffffffff82e14040 r __retguard_3427
-ffffffff82e14048 r __retguard_3709
-ffffffff82e14050 r __retguard_1341
-ffffffff82e14058 r __retguard_3329
-ffffffff82e14060 r __retguard_2182
-ffffffff82e14068 r __retguard_1421
-ffffffff82e15000 r __retguard_3657
-ffffffff82e15008 r __retguard_1584
-ffffffff82e15010 r __retguard_1938
-ffffffff82e15018 r __retguard_691
-ffffffff82e16000 r __retguard_3838
-ffffffff82e16008 r __retguard_609
-ffffffff82e16010 r __retguard_600
-ffffffff82e16018 r __retguard_2271
-ffffffff82e16020 r __retguard_2873
-ffffffff82e16028 r __retguard_1913
-ffffffff82e16030 r __retguard_3160
-ffffffff82e16038 r __retguard_3060
-ffffffff82e16040 r __retguard_1577
-ffffffff82e16048 r __retguard_893
-ffffffff82e16050 r __retguard_2765
-ffffffff82e16058 r __retguard_3357
-ffffffff82e16060 r __retguard_3495
-ffffffff82e16068 r __retguard_1235
-ffffffff82e16070 r __retguard_2229
-ffffffff82e16078 r __retguard_3493
-ffffffff82e16080 r __retguard_583
-ffffffff82e16088 r __retguard_897
-ffffffff82e16090 r __retguard_3903
-ffffffff82e16098 r __retguard_356
-ffffffff82e160a0 r __retguard_2279
-ffffffff82e160a8 r __retguard_3665
-ffffffff82e160b0 r __retguard_621
-ffffffff82e160b8 r __retguard_3517
-ffffffff82e160c0 r __retguard_3661
-ffffffff82e160c8 r __retguard_323
-ffffffff82e160d0 r __retguard_2565
-ffffffff82e160d8 r __retguard_1142
-ffffffff82e160e0 r __retguard_279
-ffffffff82e160e8 r __retguard_1994
-ffffffff82e160f0 r __retguard_1969
-ffffffff82e160f8 r __retguard_2202
-ffffffff82e16100 r __retguard_3489
-ffffffff82e16108 r __retguard_2036
-ffffffff82e16110 r __retguard_2592
-ffffffff82e16118 r __retguard_2266
-ffffffff82e16120 r __retguard_2208
-ffffffff82e16128 r __retguard_3950
-ffffffff82e16130 r __retguard_2494
-ffffffff82e16138 r __retguard_2552
-ffffffff82e16140 r __retguard_2715
-ffffffff82e16148 r __retguard_3140
-ffffffff82e16150 r __retguard_721
-ffffffff82e16158 r __retguard_1406
-ffffffff82e16160 r __retguard_1740
-ffffffff82e16168 r __retguard_1926
-ffffffff82e16170 r __retguard_2895
-ffffffff82e16178 r __retguard_1906
-ffffffff82e16180 r __retguard_3402
-ffffffff82e16188 r __retguard_1573
-ffffffff82e16190 r __retguard_864
-ffffffff82e16198 r __retguard_219
-ffffffff82e161a0 r __retguard_1541
-ffffffff82e161a8 r __retguard_2010
-ffffffff82e161b0 r __retguard_543
-ffffffff82e161b8 r __retguard_608
-ffffffff82e161c0 r __retguard_454
-ffffffff82e161c8 r __retguard_2880
-ffffffff82e161d0 r __retguard_504
-ffffffff82e161d8 r __retguard_2243
-ffffffff82e161e0 r __retguard_1373
-ffffffff82e161e8 r __retguard_2856
-ffffffff82e161f0 r __retguard_3088
-ffffffff82e161f8 r __retguard_1056
-ffffffff82e16200 r __retguard_450
-ffffffff82e16208 r __retguard_3346
-ffffffff82e16210 r __retguard_2496
-ffffffff82e16218 r __retguard_3362
-ffffffff82e16220 r __retguard_1037
-ffffffff82e16228 r __retguard_640
-ffffffff82e16230 r __retguard_2281
-ffffffff82e16238 r __retguard_1923
-ffffffff82e16240 r __retguard_2785
-ffffffff82e16248 r __retguard_2286
-ffffffff82e16250 r __retguard_1925
-ffffffff82e16258 r __retguard_559
-ffffffff82e16260 r __retguard_3668
-ffffffff82e16268 r __retguard_1963
-ffffffff82e16270 r __retguard_992
-ffffffff82e16278 r __retguard_1513
-ffffffff82e16280 r __retguard_3753
-ffffffff82e16288 r __retguard_1628
-ffffffff82e16290 r __retguard_703
-ffffffff82e16298 r __retguard_2797
-ffffffff82e162a0 r __retguard_236
-ffffffff82e162a8 r __retguard_3039
-ffffffff82e162b0 r __retguard_1011
-ffffffff82e162b8 r __retguard_2306
-ffffffff82e162c0 r __retguard_1425
-ffffffff82e162c8 r __retguard_3281
-ffffffff82e162d0 r __retguard_243
-ffffffff82e162d8 r __retguard_369
-ffffffff82e162e0 r __retguard_3716
-ffffffff82e162e8 r __retguard_1747
-ffffffff82e162f0 r __retguard_152
-ffffffff82e162f8 r __retguard_752
-ffffffff82e16300 r __retguard_1494
-ffffffff82e16308 r __retguard_612
-ffffffff82e16310 r __retguard_1763
-ffffffff82e16318 r __retguard_24
-ffffffff82e16320 r __retguard_1277
-ffffffff82e16328 r __retguard_751
-ffffffff82e16330 r __retguard_994
-ffffffff82e16338 r __retguard_2360
-ffffffff82e16340 r __retguard_3591
-ffffffff82e16348 r __retguard_3457
-ffffffff82e16350 r __retguard_738
-ffffffff82e16358 r __retguard_124
-ffffffff82e16360 r __retguard_59
-ffffffff82e16368 r __retguard_3020
-ffffffff82e16370 r __retguard_1791
-ffffffff82e16378 r __retguard_280
-ffffffff82e16380 r __retguard_726
-ffffffff82e16388 r __retguard_3936
-ffffffff82e16390 r __retguard_2569
-ffffffff82e16398 r __retguard_3143
-ffffffff82e163a0 r __retguard_3008
-ffffffff82e163a8 r __retguard_3120
-ffffffff82e163b0 r __retguard_2536
-ffffffff82e163b8 r __retguard_1319
-ffffffff82e163c0 r __retguard_1225
-ffffffff82e163c8 r __retguard_2914
-ffffffff82e163d0 r __retguard_1981
-ffffffff82e163d8 r __retguard_251
-ffffffff82e163e0 r __retguard_3942
-ffffffff82e163e8 r __retguard_1975
-ffffffff82e163f0 r __retguard_3197
-ffffffff82e163f8 r __retguard_3244
-ffffffff82e16400 r __retguard_2904
-ffffffff82e16408 r __retguard_3976
-ffffffff82e16410 r __retguard_1506
-ffffffff82e16418 r __retguard_592
-ffffffff82e16420 r __retguard_1600
-ffffffff82e16428 r __retguard_3705
-ffffffff82e16430 r __retguard_2695
-ffffffff82e16438 r __retguard_649
-ffffffff82e16440 r __retguard_3914
-ffffffff82e16448 r __retguard_2539
-ffffffff82e16450 r __retguard_2039
-ffffffff82e16458 r __retguard_2809
-ffffffff82e16460 r __retguard_530
-ffffffff82e16468 r __retguard_1390
-ffffffff82e16470 r __retguard_113
-ffffffff82e16478 r __retguard_929
-ffffffff82e16480 r __retguard_1972
-ffffffff82e16488 r __retguard_3194
-ffffffff82e16490 r __retguard_1594
-ffffffff82e16498 r __retguard_2466
-ffffffff82e164a0 r __retguard_3830
-ffffffff82e164a8 r __retguard_1765
-ffffffff82e164b0 r __retguard_2643
-ffffffff82e164b8 r __retguard_1662
-ffffffff82e164c0 r __retguard_1233
-ffffffff82e164c8 r __retguard_3862
-ffffffff82e164d0 r __retguard_3908
-ffffffff82e164d8 r __retguard_1244
-ffffffff82e164e0 r __retguard_2755
-ffffffff82e164e8 r __retguard_1528
-ffffffff82e164f0 r __retguard_1069
-ffffffff82e164f8 r __retguard_1192
-ffffffff82e16500 r __retguard_338
-ffffffff82e16508 r __retguard_3090
-ffffffff82e16510 r __retguard_2119
-ffffffff82e16518 r __retguard_3579
-ffffffff82e16520 r __retguard_1998
-ffffffff82e16528 r __retguard_2937
-ffffffff82e16530 r __retguard_1663
-ffffffff82e16538 r __retguard_3499
-ffffffff82e17000 r __retguard_3502
-ffffffff82e17008 r __retguard_3927
-ffffffff82e17010 r __retguard_547
-ffffffff82e17018 r __retguard_3566
-ffffffff82e17020 r __retguard_894
-ffffffff82e17028 r __retguard_1147
-ffffffff82e17030 r __retguard_47
-ffffffff82e17038 r __retguard_580
-ffffffff82e17040 r __retguard_136
-ffffffff82e17048 r __retguard_2913
-ffffffff82e17050 r __retguard_2617
-ffffffff82e17058 r __retguard_2953
-ffffffff82e17060 r __retguard_3460
-ffffffff82e17068 r __retguard_1340
-ffffffff82e17070 r __retguard_1819
-ffffffff82e17078 r __retguard_1426
-ffffffff82e18000 r __retguard_1121
-ffffffff82e18008 r __retguard_1838
-ffffffff82e18010 r __retguard_3110
-ffffffff82e18018 r __retguard_3585
-ffffffff82e18020 r __retguard_1744
-ffffffff82e18028 r __retguard_3259
-ffffffff82e18030 r __retguard_3331
-ffffffff82e18038 r __retguard_3219
-ffffffff82e18040 r __retguard_2041
-ffffffff82e18048 r __retguard_662
-ffffffff82e18050 r __retguard_179
-ffffffff82e18058 r __retguard_1329
-ffffffff82e18060 r __retguard_3474
-ffffffff82e18068 r __retguard_1509
-ffffffff82e18070 r __retguard_261
-ffffffff82e18078 r __retguard_1152
-ffffffff82e18080 r __retguard_1205
-ffffffff82e18088 r __retguard_3078
-ffffffff82e18090 r __retguard_3745
-ffffffff82e18098 r __retguard_2471
-ffffffff82e180a0 r __retguard_1458
-ffffffff82e180a8 r __retguard_1941
-ffffffff82e180b0 r __retguard_2612
-ffffffff82e180b8 r __retguard_1968
-ffffffff82e19000 r __retguard_698
-ffffffff82e19008 r __retguard_2254
-ffffffff82e19010 r __retguard_2382
-ffffffff82e19018 r __retguard_3324
-ffffffff82e19020 r __retguard_2027
-ffffffff82e19028 r __retguard_3387
-ffffffff82e19030 r __retguard_1717
-ffffffff82e19038 r __retguard_1993
-ffffffff82e19040 r __retguard_1428
-ffffffff82e19048 r __retguard_1288
-ffffffff82e19050 r __retguard_766
-ffffffff82e19058 r __retguard_1137
-ffffffff82e19060 r __retguard_195
-ffffffff82e19068 r __retguard_1810
-ffffffff82e19070 r __retguard_1361
-ffffffff82e19078 r __retguard_2212
-ffffffff82e19080 r __retguard_3483
-ffffffff82e1a000 r __retguard_2676
-ffffffff82e1a008 r __retguard_3018
-ffffffff82e1b000 r __retguard_3154
-ffffffff82e1b008 r __retguard_158
-ffffffff82e1b010 r __retguard_3564
-ffffffff82e1b018 r __retguard_3245
-ffffffff82e1c000 r __retguard_2776
-ffffffff82e1c008 r __retguard_3655
-ffffffff82e1c010 r __retguard_1525
-ffffffff82e1c018 r __retguard_2591
-ffffffff82e1c020 r __retguard_2276
-ffffffff82e1c028 r __retguard_1911
-ffffffff82e1c030 r __retguard_2979
-ffffffff82e1c038 r __retguard_3186
-ffffffff82e1c040 r __retguard_1154
-ffffffff82e1c048 r __retguard_2067
-ffffffff82e1c050 r __retguard_1598
-ffffffff82e1c058 r __retguard_474
-ffffffff82e1c060 r __retguard_1054
-ffffffff82e1c068 r __retguard_1778
-ffffffff82e1c070 r __retguard_2053
-ffffffff82e1c078 r __retguard_712
-ffffffff82e1c080 r __retguard_2460
-ffffffff82e1c088 r __retguard_141
-ffffffff82e1c090 r __retguard_1326
-ffffffff82e1c098 r __retguard_948
-ffffffff82e1d000 r __retguard_2156
-ffffffff82e1d008 r __retguard_368
-ffffffff82e1d010 r __retguard_1822
-ffffffff82e1d018 r __retguard_1512
-ffffffff82e1d020 r __retguard_239
-ffffffff82e1d028 r __retguard_581
-ffffffff82e1d030 r __retguard_2865
-ffffffff82e1d038 r __retguard_3370
-ffffffff82e1d040 r __retguard_2104
-ffffffff82e1d048 r __retguard_3123
-ffffffff82e1d050 r __retguard_337
-ffffffff82e1d058 r __retguard_1325
-ffffffff82e1d060 r __retguard_2549
-ffffffff82e1d068 r __retguard_783
-ffffffff82e1d070 r __retguard_2083
-ffffffff82e1d078 r __retguard_1655
-ffffffff82e1d080 r __retguard_839
-ffffffff82e1d088 r __retguard_1784
-ffffffff82e1d090 r __retguard_819
-ffffffff82e1d098 r __retguard_3333
-ffffffff82e1d0a0 r __retguard_1676
-ffffffff82e1d0a8 r __retguard_1891
-ffffffff82e1d0b0 r __retguard_958
-ffffffff82e1d0b8 r __retguard_3777
-ffffffff82e1d0c0 r __retguard_1129
-ffffffff82e1d0c8 r __retguard_1898
-ffffffff82e1d0d0 r __retguard_2649
-ffffffff82e1d0d8 r __retguard_1613
-ffffffff82e1d0e0 r __retguard_2680
-ffffffff82e1d0e8 r __retguard_1351
-ffffffff82e1d0f0 r __retguard_35
-ffffffff82e1d0f8 r __retguard_2927
-ffffffff82e1d100 r __retguard_3275
-ffffffff82e1d108 r __retguard_1471
-ffffffff82e1d110 r __retguard_3809
-ffffffff82e1d118 r __retguard_3625
-ffffffff82e1d120 r __retguard_2947
-ffffffff82e1d128 r __retguard_1098
-ffffffff82e1d130 r __retguard_3393
-ffffffff82e1d138 r __retguard_720
-ffffffff82e1d140 r __retguard_63
-ffffffff82e1d148 r __retguard_3198
-ffffffff82e1d150 r __retguard_792
-ffffffff82e1d158 r __retguard_3681
-ffffffff82e1d160 r __retguard_1555
-ffffffff82e1d168 r __retguard_2698
-ffffffff82e1d170 r __retguard_856
-ffffffff82e1d178 r __retguard_951
-ffffffff82e1d180 r __retguard_3746
-ffffffff82e1d188 r __retguard_3528
-ffffffff82e1d190 r __retguard_2504
-ffffffff82e1d198 r __retguard_3122
-ffffffff82e1d1a0 r __retguard_1632
-ffffffff82e1d1a8 r __retguard_1706
-ffffffff82e1d1b0 r __retguard_3530
-ffffffff82e1e000 r __retguard_1017
-ffffffff82e1f000 r __retguard_2838
-ffffffff82e1f008 r __retguard_1166
-ffffffff82e1f010 r __retguard_3532
-ffffffff82e20000 r __retguard_3230
-ffffffff82e20008 r __retguard_2368
-ffffffff82e20010 r __retguard_2288
-ffffffff82e20018 r __retguard_2419
-ffffffff82e20020 r __retguard_3812
-ffffffff82e20028 r __retguard_128
-ffffffff82e20030 r __retguard_1463
-ffffffff82e20038 r __retguard_3605
-ffffffff82e21000 r __retguard_2955
-ffffffff82e21008 r __retguard_1743
-ffffffff82e21010 r __retguard_3074
-ffffffff82e22000 r __retguard_1790
-ffffffff82e22008 r __retguard_2843
-ffffffff82e22010 r __retguard_3375
-ffffffff82e22018 r __retguard_2855
-ffffffff82e22020 r __retguard_867
-ffffffff82e22028 r __retguard_3099
-ffffffff82e22030 r __retguard_2919
-ffffffff82e22038 r __retguard_2928
-ffffffff82e22040 r __retguard_1013
-ffffffff82e22048 r __retguard_576
-ffffffff82e23000 r __retguard_3488
-ffffffff82e23008 r __retguard_3506
-ffffffff82e23010 r __retguard_686
-ffffffff82e23018 r __retguard_974
-ffffffff82e24000 r __retguard_2097
-ffffffff82e24008 r __retguard_160
-ffffffff82e24010 r __retguard_2997
-ffffffff82e24018 r __retguard_538
-ffffffff82e24020 r __retguard_3144
-ffffffff82e25000 r __retguard_2784
-ffffffff82e25008 r __retguard_1551
-ffffffff82e25010 r __retguard_3223
-ffffffff82e25018 r __retguard_3206
-ffffffff82e25020 r __retguard_2583
-ffffffff82e25028 r __retguard_3752
-ffffffff82e25030 r __retguard_2781
-ffffffff82e25038 r __retguard_441
-ffffffff82e25040 r __retguard_2950
-ffffffff82e25048 r __retguard_3069
-ffffffff82e25050 r __retguard_2553
-ffffffff82e25058 r __retguard_3626
-ffffffff82e25060 r __retguard_2899
-ffffffff82e25068 r __retguard_116
-ffffffff82e25070 r __retguard_2943
-ffffffff82e25078 r __retguard_3766
-ffffffff82e25080 r __retguard_1200
-ffffffff82e25088 r __retguard_2852
-ffffffff82e25090 r __retguard_2019
-ffffffff82e25098 r __retguard_3827
-ffffffff82e250a0 r __retguard_2872
-ffffffff82e250a8 r __retguard_1537
-ffffffff82e250b0 r __retguard_1028
-ffffffff82e250b8 r __retguard_2058
-ffffffff82e26000 r __retguard_562
-ffffffff82e26008 r __retguard_167
-ffffffff82e26010 r __retguard_3643
-ffffffff82e26018 r __retguard_3866
-ffffffff82e27000 r __retguard_2149
-ffffffff82e27008 r __retguard_2407
-ffffffff82e27010 r __retguard_437
-ffffffff82e27018 r __retguard_791
-ffffffff82e27020 r __retguard_776
-ffffffff82e27028 r __retguard_2571
-ffffffff82e27030 r __retguard_245
-ffffffff82e27038 r __retguard_3633
-ffffffff82e27040 r __retguard_2183
-ffffffff82e27048 r __retguard_2841
-ffffffff82e27050 r __retguard_781
-ffffffff82e27058 r __retguard_430
-ffffffff82e27060 r __retguard_3913
-ffffffff82e27068 r __retguard_2788
-ffffffff82e27070 r __retguard_1879
-ffffffff82e27078 r __retguard_1700
-ffffffff82e27080 r __retguard_278
-ffffffff82e27088 r __retguard_2344
-ffffffff82e28000 r __retguard_1318
-ffffffff82e28008 r __retguard_2566
-ffffffff82e28010 r __retguard_3360
-ffffffff82e28018 r __retguard_1302
-ffffffff82e28020 r __retguard_1796
-ffffffff82e28028 r __retguard_3824
-ffffffff82e28030 r __retguard_1044
-ffffffff82e28038 r __retguard_3125
-ffffffff82e28040 r __retguard_3085
-ffffffff82e28048 r __retguard_1637
-ffffffff82e28050 r __retguard_23
-ffffffff82e28058 r __retguard_3111
-ffffffff82e28060 r __retguard_3639
-ffffffff82e28068 r __retguard_9
-ffffffff82e28070 r __retguard_818
-ffffffff82e28078 r __retguard_2345
-ffffffff82e28080 r __retguard_3964
-ffffffff82e28088 r __retguard_1821
-ffffffff82e28090 r __retguard_770
-ffffffff82e28098 r __retguard_3017
-ffffffff82e280a0 r __retguard_2329
-ffffffff82e280a8 r __retguard_823
-ffffffff82e280b0 r __retguard_1589
-ffffffff82e280b8 r __retguard_3889
-ffffffff82e280c0 r __retguard_109
-ffffffff82e280c8 r __retguard_514
-ffffffff82e280d0 r __retguard_3163
-ffffffff82e280d8 r __retguard_1438
-ffffffff82e280e0 r __retguard_2152
-ffffffff82e280e8 r __retguard_241
-ffffffff82e280f0 r __retguard_2848
-ffffffff82e280f8 r __retguard_3336
-ffffffff82e28100 r __retguard_2343
-ffffffff82e28108 r __retguard_354
-ffffffff82e28110 r __retguard_2966
-ffffffff82e28118 r __retguard_2664
-ffffffff82e28120 r __retguard_3767
-ffffffff82e28128 r __retguard_2688
-ffffffff82e28130 r __retguard_382
-ffffffff82e28138 r __retguard_3867
-ffffffff82e28140 r __retguard_137
-ffffffff82e28148 r __retguard_3361
-ffffffff82e28150 r __retguard_1194
-ffffffff82e28158 r __retguard_833
-ffffffff82e28160 r __retguard_1356
-ffffffff82e28168 r __retguard_2349
-ffffffff82e28170 r __retguard_1933
-ffffffff82e29000 r __retguard_3010
-ffffffff82e29008 r __retguard_2902
-ffffffff82e29010 r __retguard_2213
-ffffffff82e29018 r __retguard_298
-ffffffff82e29020 r __retguard_1344
-ffffffff82e29028 r __retguard_983
-ffffffff82e29030 r __retguard_3000
-ffffffff82e29038 r __retguard_1948
-ffffffff82e29040 r __retguard_2200
-ffffffff82e29048 r __retguard_2720
-ffffffff82e29050 r __retguard_949
-ffffffff82e29058 r __retguard_3820
-ffffffff82e29060 r __retguard_1539
-ffffffff82e29068 r __retguard_3119
-ffffffff82e29070 r __retguard_1685
-ffffffff82e29078 r __retguard_2724
-ffffffff82e29080 r __retguard_214
-ffffffff82e29088 r __retguard_2590
-ffffffff82e29090 r __retguard_2168
-ffffffff82e29098 r __retguard_2013
-ffffffff82e290a0 r __retguard_3801
-ffffffff82e290a8 r __retguard_1058
-ffffffff82e290b0 r __retguard_3354
-ffffffff82e290b8 r __retguard_2114
-ffffffff82e290c0 r __retguard_3217
-ffffffff82e290c8 r __retguard_2684
-ffffffff82e290d0 r __retguard_2654
-ffffffff82e290d8 r __retguard_1148
-ffffffff82e290e0 r __retguard_2017
-ffffffff82e290e8 r __retguard_3768
-ffffffff82e290f0 r __retguard_2091
-ffffffff82e290f8 r __retguard_96
-ffffffff82e29100 r __retguard_3875
-ffffffff82e29108 r __retguard_1709
-ffffffff82e29110 r __retguard_2661
-ffffffff82e2a000 r __retguard_2131
-ffffffff82e2a008 r __retguard_3537
-ffffffff82e2a010 r __retguard_2808
-ffffffff82e2a018 r __retguard_3621
-ffffffff82e2a020 r __retguard_2923
-ffffffff82e2a028 r __retguard_1987
-ffffffff82e2a030 r __retguard_1007
-ffffffff82e2a038 r __retguard_1445
-ffffffff82e2a040 r __retguard_3063
-ffffffff82e2a048 r __retguard_197
-ffffffff82e2a050 r __retguard_1027
-ffffffff82e2a058 r __retguard_1059
-ffffffff82e2a060 r __retguard_2048
-ffffffff82e2a068 r __retguard_1786
-ffffffff82e2a070 r __retguard_3573
-ffffffff82e2a078 r __retguard_342
-ffffffff82e2a080 r __retguard_3984
-ffffffff82e2a088 r __retguard_3586
-ffffffff82e2a090 r __retguard_161
-ffffffff82e2a098 r __retguard_2691
-ffffffff82e2a0a0 r __retguard_3769
-ffffffff82e2a0a8 r __retguard_2352
-ffffffff82e2a0b0 r __retguard_2495
-ffffffff82e2a0b8 r __retguard_2112
-ffffffff82e2a0c0 r __retguard_465
-ffffffff82e2a0c8 r __retguard_3750
-ffffffff82e2a0d0 r __retguard_315
-ffffffff82e2a0d8 r __retguard_3395
-ffffffff82e2a0e0 r __retguard_668
-ffffffff82e2a0e8 r __retguard_2669
-ffffffff82e2a0f0 r __retguard_3853
-ffffffff82e2a0f8 r __retguard_3332
-ffffffff82e2a100 r __retguard_1531
-ffffffff82e2a108 r __retguard_615
-ffffffff82e2a110 r __retguard_3316
-ffffffff82e2a118 r __retguard_3653
-ffffffff82e2a120 r __retguard_3292
-ffffffff82e2a128 r __retguard_3863
-ffffffff82e2a130 r __retguard_3907
-ffffffff82e2a138 r __retguard_3703
-ffffffff82e2a140 r __retguard_3486
-ffffffff82e2a148 r __retguard_1078
-ffffffff82e2a150 r __retguard_3485
-ffffffff82e2a158 r __retguard_3159
-ffffffff82e2a160 r __retguard_15
-ffffffff82e2a168 r __retguard_3775
-ffffffff82e2a170 r __retguard_215
-ffffffff82e2a178 r __retguard_914
-ffffffff82e2a180 r __retguard_838
-ffffffff82e2b000 r __retguard_2726
-ffffffff82e2b008 r __retguard_2845
-ffffffff82e2b010 r __retguard_3478
-ffffffff82e2b018 r __retguard_1840
-ffffffff82e2b020 r __retguard_3031
-ffffffff82e2b028 r __retguard_3700
-ffffffff82e2b030 r __retguard_1209
-ffffffff82e2b038 r __retguard_1403
-ffffffff82e2b040 r __retguard_3103
-ffffffff82e2b048 r __retguard_3091
-ffffffff82e2b050 r __retguard_3458
-ffffffff82e2b058 r __retguard_1466
-ffffffff82e2b060 r __retguard_2896
-ffffffff82e2b068 r __retguard_421
-ffffffff82e2b070 r __retguard_1489
-ffffffff82e2b078 r __retguard_3509
-ffffffff82e2b080 r __retguard_2771
-ffffffff82e2b088 r __retguard_388
-ffffffff82e2b090 r __retguard_3751
-ffffffff82e2b098 r __retguard_3651
-ffffffff82e2b0a0 r __retguard_1679
-ffffffff82e2b0a8 r __retguard_1772
-ffffffff82e2c000 r __retguard_2411
-ffffffff82e2c008 r __retguard_886
-ffffffff82e2c010 r __retguard_760
-ffffffff82e2c018 r __retguard_2197
-ffffffff82e2c020 r __retguard_1708
-ffffffff82e2c028 r __retguard_503
-ffffffff82e2c030 r __retguard_3423
-ffffffff82e2c038 r __retguard_3873
-ffffffff82e2c040 r __retguard_2395
-ffffffff82e2c048 r __retguard_3394
-ffffffff82e2c050 r __retguard_1230
-ffffffff82e2c058 r __retguard_1231
-ffffffff82e2c060 r __retguard_1967
-ffffffff82e2c068 r __retguard_1410
-ffffffff82e2c070 r __retguard_2432
-ffffffff82e2c078 r __retguard_2428
-ffffffff82e2c080 r __retguard_173
-ffffffff82e2c088 r __retguard_2704
-ffffffff82e2c090 r __retguard_1381
-ffffffff82e2c098 r __retguard_3897
-ffffffff82e2c0a0 r __retguard_3581
-ffffffff82e2c0a8 r __retguard_2993
-ffffffff82e2c0b0 r __retguard_830
-ffffffff82e2c0b8 r __retguard_2739
-ffffffff82e2c0c0 r __retguard_1880
-ffffffff82e2c0c8 r __retguard_1478
-ffffffff82e2c0d0 r __retguard_2099
-ffffffff82e2c0d8 r __retguard_2596
-ffffffff82e2c0e0 r __retguard_3555
-ffffffff82e2c0e8 r __retguard_3369
-ffffffff82e2c0f0 r __retguard_255
-ffffffff82e2c0f8 r __retguard_795
-ffffffff82e2c100 r __retguard_793
-ffffffff82e2d000 r __retguard_670
-ffffffff82e2d008 r __retguard_367
-ffffffff82e2d010 r __retguard_415
-ffffffff82e2d018 r __retguard_1073
-ffffffff82e2d020 r __retguard_1672
-ffffffff82e2d028 r __retguard_2107
-ffffffff82e2d030 r __retguard_1278
-ffffffff82e2d038 r __retguard_2613
-ffffffff82e2d040 r __retguard_3943
-ffffffff82e2d048 r __retguard_3325
-ffffffff82e2d050 r __retguard_1936
-ffffffff82e2d058 r __retguard_2400
-ffffffff82e2d060 r __retguard_1063
-ffffffff82e2d068 r __retguard_2388
-ffffffff82e2d070 r __retguard_513
-ffffffff82e2d078 r __retguard_2799
-ffffffff82e2d080 r __retguard_2523
-ffffffff82e2d088 r __retguard_2312
-ffffffff82e2d090 r __retguard_2284
-ffffffff82e2d098 r __retguard_2693
-ffffffff82e2d0a0 r __retguard_2174
-ffffffff82e2d0a8 r __retguard_1558
-ffffffff82e2d0b0 r __retguard_601
-ffffffff82e2d0b8 r __retguard_2435
-ffffffff82e2d0c0 r __retguard_527
-ffffffff82e2d0c8 r __retguard_403
-ffffffff82e2d0d0 r __retguard_1519
-ffffffff82e2d0d8 r __retguard_1172
-ffffffff82e2d0e0 r __retguard_1004
-ffffffff82e2d0e8 r __retguard_2391
-ffffffff82e2e000 r __retguard_2672
-ffffffff82e2e008 r __retguard_586
-ffffffff82e2e010 r __retguard_1385
-ffffffff82e2e018 r __retguard_169
-ffffffff82e2e020 r __retguard_653
-ffffffff82e2e028 r __retguard_2061
-ffffffff82e2e030 r __retguard_973
-ffffffff82e2e038 r __retguard_1164
-ffffffff82e2e040 r __retguard_3971
-ffffffff82e2f000 r __retguard_1644
-ffffffff82e2f008 r __retguard_3340
-ffffffff82e2f010 r __retguard_643
-ffffffff82e2f018 r __retguard_1122
-ffffffff82e2f020 r __retguard_204
-ffffffff82e30000 r __retguard_3843
-ffffffff82e30008 r __retguard_1684
-ffffffff82e30010 r __retguard_2835
-ffffffff82e30018 r __retguard_2396
-ffffffff82e30020 r __retguard_3347
-ffffffff82e30028 r __retguard_277
-ffffffff82e30030 r __retguard_1620
-ffffffff82e30038 r __retguard_2233
-ffffffff82e31000 r __retguard_2034
-ffffffff82e31008 r __retguard_1609
-ffffffff82e31010 r __retguard_1559
-ffffffff82e31018 r __retguard_2390
-ffffffff82e31020 r __retguard_1435
-ffffffff82e32000 r __retguard_3890
-ffffffff82e32008 r __retguard_916
-ffffffff82e32010 r __retguard_3785
-ffffffff82e32018 r __retguard_1031
-ffffffff82e32020 r __retguard_3634
-ffffffff82e32028 r __retguard_3466
-ffffffff82e32030 r __retguard_2230
-ffffffff82e32038 r __retguard_1617
-ffffffff82e32040 r __retguard_3737
-ffffffff82e32048 r __retguard_3309
-ffffffff82e32050 r __retguard_847
-ffffffff82e32058 r __retguard_1712
-ffffffff82e32060 r __retguard_561
-ffffffff82e32068 r __retguard_3837
-ffffffff82e32070 r __retguard_2454
-ffffffff82e32078 r __retguard_3763
-ffffffff82e32080 r __retguard_1586
-ffffffff82e32088 r __retguard_2520
-ffffffff82e32090 r __retguard_123
-ffffffff82e32098 r __retguard_1553
-ffffffff82e320a0 r __retguard_1276
-ffffffff82e320a8 r __retguard_2898
-ffffffff82e320b0 r __retguard_690
-ffffffff82e320b8 r __retguard_1227
-ffffffff82e320c0 r __retguard_1753
-ffffffff82e320c8 r __retguard_3270
-ffffffff82e320d0 r __retguard_2780
-ffffffff82e320d8 r __retguard_777
-ffffffff82e320e0 r __retguard_1258
-ffffffff82e320e8 r __retguard_3191
-ffffffff82e320f0 r __retguard_1855
-ffffffff82e320f8 r __retguard_65
-ffffffff82e32100 r __retguard_3612
-ffffffff82e32108 r __retguard_1718
-ffffffff82e33000 r __retguard_1850
-ffffffff82e33008 r __retguard_3885
-ffffffff82e33010 r __retguard_428
-ffffffff82e33018 r __retguard_2967
-ffffffff82e33020 r __retguard_3744
-ffffffff82e33028 r __retguard_1321
-ffffffff82e33030 r __retguard_1283
-ffffffff82e33038 r __retguard_926
-ffffffff82e33040 r __retguard_3175
-ffffffff82e34000 r __retguard_2773
-ffffffff82e34008 r __retguard_3127
-ffffffff82e34010 r __retguard_975
-ffffffff82e34018 r __retguard_242
-ffffffff82e34020 r __retguard_1143
-ffffffff82e34028 r __retguard_2001
-ffffffff82e34030 r __retguard_2255
-ffffffff82e34038 r __retguard_3987
-ffffffff82e34040 r __retguard_2730
-ffffffff82e34048 r __retguard_2854
-ffffffff82e34050 r __retguard_3045
-ffffffff82e34058 r __retguard_2122
-ffffffff82e34060 r __retguard_1895
-ffffffff82e34068 r __retguard_3056
-ffffffff82e34070 r __retguard_2272
-ffffffff82e34078 r __retguard_2042
-ffffffff82e34080 r __retguard_2940
-ffffffff82e34088 r __retguard_1317
-ffffffff82e34090 r __retguard_1218
-ffffffff82e34098 r __retguard_1006
-ffffffff82e340a0 r __retguard_943
-ffffffff82e340a8 r __retguard_1095
-ffffffff82e340b0 r __retguard_8
-ffffffff82e340b8 r __retguard_2608
-ffffffff82e340c0 r __retguard_785
-ffffffff82e340c8 r __retguard_117
-ffffffff82e340d0 r __retguard_2022
-ffffffff82e340d8 r __retguard_854
-ffffffff82e340e0 r __retguard_3649
-ffffffff82e35000 r __retguard_2550
-ffffffff82e35008 r __retguard_3588
-ffffffff82e35010 r __retguard_3252
-ffffffff82e35018 r __retguard_1484
-ffffffff82e35020 r __retguard_831
-ffffffff82e35028 r __retguard_3882
-ffffffff82e35030 r __retguard_3696
-ffffffff82e35038 r __retguard_3025
-ffffffff82e35040 r __retguard_3388
-ffffffff82e35048 r __retguard_2677
-ffffffff82e35050 r __retguard_1452
-ffffffff82e35058 r __retguard_2216
-ffffffff82e35060 r __retguard_1670
-ffffffff82e35068 r __retguard_3522
-ffffffff82e35070 r __retguard_3182
-ffffffff82e35078 r __retguard_237
-ffffffff82e35080 r __retguard_1314
-ffffffff82e36000 r __retguard_75
-ffffffff82e36008 r __retguard_3312
-ffffffff82e36010 r __retguard_2995
-ffffffff82e36018 r __retguard_869
-ffffffff82e36020 r __retguard_3638
-ffffffff82e36028 r __retguard_2948
-ffffffff82e36030 r __retguard_1521
-ffffffff82e36038 r __retguard_555
-ffffffff82e36040 r __retguard_409
-ffffffff82e36048 r __retguard_2181
-ffffffff82e36050 r __retguard_1576
-ffffffff82e36058 r __retguard_907
-ffffffff82e36060 r __retguard_3779
-ffffffff82e36068 r __retguard_3054
-ffffffff82e36070 r __retguard_1847
-ffffffff82e36078 r __retguard_842
-ffffffff82e36080 r __retguard_1514
-ffffffff82e36088 r __retguard_3895
-ffffffff82e36090 r __retguard_275
-ffffffff82e36098 r __retguard_3344
-ffffffff82e360a0 r __retguard_1954
-ffffffff82e360a8 r __retguard_3399
-ffffffff82e360b0 r __retguard_2222
-ffffffff82e360b8 r __retguard_3379
-ffffffff82e360c0 r __retguard_3582
-ffffffff82e360c8 r __retguard_248
-ffffffff82e360d0 r __retguard_1285
-ffffffff82e360d8 r __retguard_3282
-ffffffff82e360e0 r __retguard_1979
-ffffffff82e360e8 r __retguard_3718
-ffffffff82e360f0 r __retguard_1704
-ffffffff82e360f8 r __retguard_238
-ffffffff82e36100 r __retguard_3418
-ffffffff82e36108 r __retguard_1333
-ffffffff82e36110 r __retguard_295
-ffffffff82e36118 r __retguard_2309
-ffffffff82e36120 r __retguard_2398
-ffffffff82e36128 r __retguard_3725
-ffffffff82e36130 r __retguard_2533
-ffffffff82e36138 r __retguard_2501
-ffffffff82e36140 r __retguard_2800
-ffffffff82e36148 r __retguard_1068
-ffffffff82e36150 r __retguard_2992
-ffffffff82e36158 r __retguard_3104
-ffffffff82e36160 r __retguard_3199
-ffffffff82e36168 r __retguard_799
-ffffffff82e36170 r __retguard_892
-ffffffff82e36178 r __retguard_1265
-ffffffff82e36180 r __retguard_3959
-ffffffff82e36188 r __retguard_3411
-ffffffff82e36190 r __retguard_1928
-ffffffff82e36198 r __retguard_3666
-ffffffff82e37000 r __retguard_3587
-ffffffff82e37008 r __retguard_2863
-ffffffff82e37010 r __retguard_2942
-ffffffff82e37018 r __retguard_3594
-ffffffff82e37020 r __retguard_2268
-ffffffff82e37028 r __retguard_3404
-ffffffff82e38000 r __retguard_3481
-ffffffff82e38008 r __retguard_2522
-ffffffff82e38010 r __retguard_1666
-ffffffff82e38018 r __retguard_2467
-ffffffff82e38020 r __retguard_3440
-ffffffff82e38028 r __retguard_3787
-ffffffff82e38030 r __retguard_402
-ffffffff82e38038 r __retguard_714
-ffffffff82e38040 r __retguard_1504
-ffffffff82e38048 r __retguard_1081
-ffffffff82e38050 r __retguard_3190
-ffffffff82e38058 r __retguard_2392
-ffffffff82e39000 r __retguard_1627
-ffffffff82e39008 r __retguard_1
-ffffffff82e39010 r __retguard_1677
-ffffffff82e39018 r __retguard_3057
-ffffffff82e39020 r __retguard_2718
-ffffffff82e39028 r __retguard_40
-ffffffff82e39030 r __retguard_898
-ffffffff82e39038 r __retguard_1858
-ffffffff82e39040 r __retguard_3209
-ffffffff82e39048 r __retguard_959
-ffffffff82e39050 r __retguard_3480
-ffffffff82e39058 r __retguard_1077
-ffffffff82e39060 r __retguard_3676
-ffffffff82e39068 r __retguard_3698
-ffffffff82e39070 r __retguard_2320
-ffffffff82e39078 r __retguard_1757
-ffffffff82e39080 r __retguard_3917
-ffffffff82e39088 r __retguard_1291
-ffffffff82e39090 r __retguard_3048
-ffffffff82e39098 r __retguard_482
-ffffffff82e390a0 r __retguard_2302
-ffffffff82e390a8 r __retguard_371
-ffffffff82e3a000 r __retguard_171
-ffffffff82e3a008 r __retguard_2438
-ffffffff82e3a010 r __retguard_3823
-ffffffff82e3a018 r __retguard_3196
-ffffffff82e3a020 r __retguard_3992
-ffffffff82e3a028 r __retguard_2887
-ffffffff82e3a030 r __retguard_3171
-ffffffff82e3a038 r __retguard_3355
-ffffffff82e3a040 r __retguard_425
-ffffffff82e3a048 r __retguard_2043
-ffffffff82e3a050 r __retguard_2564
-ffffffff82e3a058 r __retguard_1132
-ffffffff82e3a060 r __retguard_265
-ffffffff82e3a068 r __retguard_915
-ffffffff82e3a070 r __retguard_1745
-ffffffff82e3a078 r __retguard_3926
-ffffffff82e3a080 r __retguard_965
-ffffffff82e3a088 r __retguard_1267
-ffffffff82e3a090 r __retguard_37
-ffffffff82e3a098 r __retguard_3618
-ffffffff82e3a0a0 r __retguard_310
-ffffffff82e3a0a8 r __retguard_3058
-ffffffff82e3a0b0 r __retguard_3092
-ffffffff82e3a0b8 r __retguard_2157
-ffffffff82e3a0c0 r __retguard_3704
-ffffffff82e3a0c8 r __retguard_1282
-ffffffff82e3a0d0 r __retguard_1779
-ffffffff82e3a0d8 r __retguard_2470
-ffffffff82e3a0e0 r __retguard_314
-ffffffff82e3a0e8 r __retguard_207
-ffffffff82e3a0f0 r __retguard_2282
-ffffffff82e3a0f8 r __retguard_3690
-ffffffff82e3a100 r __retguard_2681
-ffffffff82e3a108 r __retguard_2957
-ffffffff82e3a110 r __retguard_3397
-ffffffff82e3a118 r __retguard_283
-ffffffff82e3a120 r __retguard_3118
-ffffffff82e3a128 r __retguard_1447
-ffffffff82e3a130 r __retguard_3130
-ffffffff82e3a138 r __retguard_1169
-ffffffff82e3a140 r __retguard_2821
-ffffffff82e3a148 r __retguard_18
-ffffffff82e3a150 r __retguard_7
-ffffffff82e3a158 r __retguard_553
-ffffffff82e3b000 r __retguard_2250
-ffffffff82e3b008 r __retguard_3776
-ffffffff82e3b010 r __retguard_961
-ffffffff82e3b018 r __retguard_1595
-ffffffff82e3b020 r __retguard_3032
-ffffffff82e3c000 r __retguard_891
-ffffffff82e3d000 r __retguard_1188
-ffffffff82e3e000 r __retguard_376
-ffffffff82e3f000 r __retguard_3876
-ffffffff82e3f008 r __retguard_3434
-ffffffff82e40000 r __retguard_3531
-ffffffff82e41000 r __retguard_2098
-ffffffff82e42000 r __retguard_422
-ffffffff82e42008 r __retguard_909
-ffffffff82e42010 r __retguard_2825
-ffffffff82e42018 r __retguard_3248
-ffffffff82e43000 r __retguard_759
-ffffffff82e43008 r __retguard_2990
-ffffffff82e44000 r __retguard_1469
-ffffffff82e45000 r __retguard_595
-ffffffff82e46000 r __retguard_46
-ffffffff82e46008 r __retguard_1165
-ffffffff82e47000 r __retguard_1942
-ffffffff82e47008 r __retguard_797
-ffffffff82e47010 r __retguard_642
-ffffffff82e47018 r __retguard_1046
-ffffffff82e47020 r __retguard_3912
-ffffffff82e47028 r __retguard_3228
-ffffffff82e48000 r __retguard_491
-ffffffff82e48008 r __retguard_3636
-ffffffff82e48010 r __retguard_3960
-ffffffff82e49000 r __retguard_1459
-ffffffff82e49008 r __retguard_3417
-ffffffff82e4a000 r __retguard_3210
-ffffffff82e4a008 r __retguard_3619
-ffffffff82e4a010 r __retguard_846
-ffffffff82e4b000 r __retguard_3437
-ffffffff82e4b008 r __retguard_229
-ffffffff82e4b010 r __retguard_2416
-ffffffff82e4c000 r __retguard_1468
-ffffffff82e4c008 r __retguard_762
-ffffffff82e4c010 r __retguard_540
-ffffffff82e4d000 r __retguard_2616
-ffffffff82e4e000 r __retguard_1312
-ffffffff82e4f000 r __retguard_122
-ffffffff82e50000 r __retguard_1583
-ffffffff82e50008 r __retguard_931
-ffffffff82e51000 r __retguard_3741
-ffffffff82e51008 r __retguard_2759
-ffffffff82e51010 r __retguard_1841
-ffffffff82e51018 r __retguard_76
-ffffffff82e51020 r __retguard_3146
-ffffffff82e51028 r __retguard_2857
-ffffffff82e51030 r __retguard_3610
-ffffffff82e51038 r __retguard_480
-ffffffff82e51040 r __retguard_1750
-ffffffff82e51048 r __retguard_3106
-ffffffff82e51050 r __retguard_3133
-ffffffff82e51058 r __retguard_3269
-ffffffff82e51060 r __retguard_364
-ffffffff82e51068 r __retguard_2626
-ffffffff82e51070 r __retguard_1668
-ffffffff82e51078 r __retguard_2764
-ffffffff82e51080 r __retguard_360
-ffffffff82e51088 r __retguard_22
-ffffffff82e51090 r __retguard_1989
-ffffffff82e51098 r __retguard_557
-ffffffff82e510a0 r __retguard_2071
-ffffffff82e510a8 r __retguard_414
-ffffffff82e510b0 r __retguard_3553
-ffffffff82e510b8 r __retguard_735
-ffffffff82e510c0 r __retguard_189
-ffffffff82e510c8 r __retguard_3869
-ffffffff82e510d0 r __retguard_3826
-ffffffff82e52000 r __retguard_2554
-ffffffff82e53000 r __retguard_1199
-ffffffff82e53008 r __retguard_3176
-ffffffff82e54000 r __retguard_3818
-ffffffff82e54008 r __retguard_70
-ffffffff82e54010 r __retguard_1178
-ffffffff82e54018 r __retguard_110
-ffffffff82e55000 r __retguard_2972
-ffffffff82e55008 r __retguard_1229
-ffffffff82e56000 r __retguard_1048
-ffffffff82e56008 r __retguard_1279
-ffffffff82e57000 r __retguard_1345
-ffffffff82e57008 r __retguard_1540
-ffffffff82e58000 r __retguard_940
-ffffffff82e59000 r __retguard_1707
-ffffffff82e5a000 r __retguard_2853
-ffffffff82e5b000 r __retguard_952
-ffffffff82e5c000 r __retguard_2740
-ffffffff82e5c008 r __retguard_2954
-ffffffff82e5c010 r __retguard_3479
-ffffffff82e5c018 r __retguard_1510
-ffffffff82e5c020 r __retguard_3672
-ffffffff82e5c028 r __retguard_3796
-ffffffff82e5c030 r __retguard_41
-ffffffff82e5c038 r __retguard_1183
-ffffffff82e5d000 r __retguard_1170
-ffffffff82e5d008 r __retguard_3507
-ffffffff82e5d010 r __retguard_3079
-ffffffff82e5d018 r __retguard_890
-ffffffff82e5d020 r __retguard_3014
-ffffffff82e5d028 r __retguard_2265
-ffffffff82e5d030 r __retguard_2296
-ffffffff82e5d038 r __retguard_1374
-ffffffff82e5d040 r __retguard_3547
-ffffffff82e5d048 r __retguard_520
-ffffffff82e5d050 r __retguard_1498
-ffffffff82e5d058 r __retguard_1496
-ffffffff82e5d060 r __retguard_537
-ffffffff82e5d068 r __retguard_3169
-ffffffff82e5d070 r __retguard_434
-ffffffff82e5d078 r __retguard_384
-ffffffff82e5d080 r __retguard_3007
-ffffffff82e5d088 r __retguard_1687
-ffffffff82e5d090 r __retguard_1439
-ffffffff82e5e000 r __retguard_2988
-ffffffff82e5e008 r __retguard_654
-ffffffff82e5f000 r __retguard_510
-ffffffff82e5f008 r __retguard_2305
-ffffffff82e60000 r __retguard_2826
-ffffffff82e60008 r __retguard_1076
-ffffffff82e61000 r __retguard_1675
-ffffffff82e62000 r __retguard_1788
-ffffffff82e63000 r __retguard_1893
-ffffffff82e63008 r __retguard_3896
-ffffffff82e64000 r __retguard_932
-ffffffff82e64008 r __retguard_3342
-ffffffff82e65000 r __retguard_1832
-ffffffff82e65008 r __retguard_2154
-ffffffff82e65010 r __retguard_1610
-ffffffff82e65018 r __retguard_2371
-ffffffff82e65020 r __retguard_1457
-ffffffff82e65028 r __retguard_3559
-ffffffff82e65030 r __retguard_1501
-ffffffff82e66000 r __retguard_439
-ffffffff82e66008 r __retguard_393
-ffffffff82e66010 r __retguard_3109
-ffffffff82e66018 r __retguard_3051
-ffffffff82e66020 r __retguard_2366
-ffffffff82e66028 r __retguard_810
-ffffffff82e66030 r __retguard_1823
-ffffffff82e66038 r __retguard_1220
-ffffffff82e66040 r __retguard_2752
-ffffffff82e66048 r __retguard_2803
-ffffffff82e66050 r __retguard_2415
-ffffffff82e66058 r __retguard_1355
-ffffffff82e66060 r __retguard_1634
-ffffffff82e66068 r __retguard_3722
-ffffffff82e66070 r __retguard_542
-ffffffff82e66078 r __retguard_2161
-ffffffff82e67000 r __retguard_1605
-ffffffff82e68000 r __retguard_1992
-ffffffff82e69000 r __retguard_1944
-ffffffff82e69008 r __retguard_3256
-ffffffff82e6a000 r __retguard_2095
-ffffffff82e6b000 r __retguard_496
-ffffffff82e6c000 r __retguard_3807
-ffffffff82e6c008 r __retguard_1590
-ffffffff82e6c010 r __retguard_48
-ffffffff82e6c018 r __retguard_1983
-ffffffff82e6d000 r __retguard_809
-ffffffff82e6d008 r __retguard_2462
-ffffffff82e6e000 r __retguard_406
-ffffffff82e6e008 r __retguard_1939
-ffffffff82e6e010 r __retguard_1057
-ffffffff82e6f000 r __retguard_3970
-ffffffff82e70000 r __retguard_2199
-ffffffff82e70008 r __retguard_2492
-ffffffff82e71000 r __retguard_1813
-ffffffff82e71008 r __retguard_115
-ffffffff82e71010 r __retguard_2124
-ffffffff82e71018 r __retguard_1997
-ffffffff82e71020 r __retguard_1339
-ffffffff82e71028 r __retguard_1219
-ffffffff82e71030 r __retguard_3317
-ffffffff82e71038 r __retguard_3900
-ffffffff82e71040 r __retguard_1701
-ffffffff82e71048 r __retguard_377
-ffffffff82e72000 r __retguard_3381
-ffffffff82e72008 r __retguard_6
-ffffffff82e72010 r __retguard_3378
-ffffffff82e72018 r __retguard_923
-ffffffff82e73000 r __retguard_1272
-ffffffff82e74000 r __retguard_1611
-ffffffff82e74008 r __retguard_1022
-ffffffff82e75000 r __retguard_2802
-ffffffff82e76000 r __retguard_1254
-ffffffff82e77000 r __retguard_806
-ffffffff82e78000 r __retguard_3711
-ffffffff82e79000 r __retguard_3345
-ffffffff82e7a000 r __retguard_1396
-ffffffff82e7a008 r __retguard_1603
-ffffffff82e7a010 r __retguard_3842
-ffffffff82e7a018 r __retguard_2650
-ffffffff82e7b000 r __retguard_3616
-ffffffff82e7c000 r __retguard_829
-ffffffff82e7d000 r __retguard_1651
-ffffffff82e7e000 r __retguard_455
-ffffffff82e7e008 r __retguard_2313
-ffffffff82e7e010 r __retguard_1756
-ffffffff82e7e018 r __retguard_1191
-ffffffff82e7e020 r __retguard_1294
-ffffffff82e7e028 r __retguard_2065
-ffffffff82e7e030 r __retguard_2795
-ffffffff82e7e038 r __retguard_3382
-ffffffff82e7f000 r __retguard_2805
-ffffffff82e80000 r __retguard_3503
-ffffffff82e80008 r __retguard_1125
-ffffffff82e81000 r __retguard_3540
-ffffffff82e82000 r __retguard_2144
-ffffffff82e83000 r __retguard_560
-ffffffff82e84000 r __retguard_strchr
-ffffffff82e85000 r __retguard_strrchr
-ffffffff82e86000 r __retguard_memchr
-ffffffff82e87000 r __retguard_memcmp
-ffffffff82e88000 r __retguard_bcmp
-ffffffff82e89000 r __retguard_bzero
-ffffffff82e8a000 r __retguard_memmove
-ffffffff82e8b000 r __retguard_ffs
-ffffffff82e8c000 r __retguard_memset
-ffffffff82e8d000 r __retguard_strcmp
-ffffffff82e8e000 r __retguard_strlen
-ffffffff82e8f000 r __retguard_scanc
-ffffffff82e90000 r __retguard_skpc
-ffffffff82e91000 r __retguard_htonl
-ffffffff82e92000 r __retguard_htons
-ffffffff82e93000 r __retguard_358
-ffffffff82e93008 r __retguard_748
-ffffffff82e93010 r __retguard_1789
-ffffffff82e93018 r __retguard_2982
-ffffffff82e94000 r __retguard_3267
-ffffffff82e94008 r __retguard_1117
-ffffffff82e95000 r __retguard_935
-ffffffff82e96000 r __retguard_3075
-ffffffff82e97000 r __retguard_375
-ffffffff82e98000 r __retguard_1544
-ffffffff82e99000 r __retguard_3726
-ffffffff82e9a000 r __retguard_3748
-ffffffff82e9b000 r __retguard_lgdt
-ffffffff82e9b008 r __retguard_setjmp
-ffffffff82e9b010 r __retguard_longjmp
-ffffffff82e9b018 r __retguard_cpu_switchto
-ffffffff82e9b020 r __retguard_cpu_idle_cycle
-ffffffff82e9b028 r __retguard_savectx
-ffffffff82e9b030 r __retguard_xrstor_user
-ffffffff82e9b038 r __retguard_fpusave
-ffffffff82e9b040 r __retguard_fpusavereset
-ffffffff82e9b048 r __retguard_xsetbv_user
-ffffffff82e9b050 r __retguard_pagezero
-ffffffff82e9b058 r __retguard_rdmsr_safe
-ffffffff82e9c000 r __retguard__key_expansion_128
-ffffffff82e9c008 r __retguard__key_expansion_192a
-ffffffff82e9c010 r __retguard__key_expansion_192b
-ffffffff82e9c018 r __retguard__key_expansion_256b
-ffffffff82e9c020 r __retguard_aesni_set_key
-ffffffff82e9c028 r __retguard_aesni_enc
-ffffffff82e9c030 r __retguard__aesni_enc1
-ffffffff82e9c038 r __retguard__aesni_enc4
-ffffffff82e9c040 r __retguard_aesni_dec
-ffffffff82e9c048 r __retguard__aesni_dec1
-ffffffff82e9c050 r __retguard__aesni_dec4
-ffffffff82e9c058 r __retguard_aesni_cbc_enc
-ffffffff82e9c060 r __retguard_aesni_cbc_dec
-ffffffff82e9c068 r __retguard__aesni_inc_init
-ffffffff82e9c070 r __retguard__aesni_inc
-ffffffff82e9c078 r __retguard_aesni_ctr_enc
-ffffffff82e9c080 r __retguard__aesni_gmac_gfmul
-ffffffff82e9c088 r __retguard_aesni_gmac_update
-ffffffff82e9c090 r __retguard_aesni_gmac_final
-ffffffff82e9c098 r __retguard_aesni_xts_enc
-ffffffff82e9c0a0 r __retguard_aesni_xts_dec
-ffffffff82e9c0a8 r __retguard__aesni_xts_tweak
-ffffffff82e9c0b0 r __retguard__aesni_xts_tweak_exp
-ffffffff82e9d000 r __retguard_2793
-ffffffff82e9d008 r __retguard_2876
-ffffffff82e9d010 r __retguard_3999
-ffffffff82e9d018 r __retguard_1260
-ffffffff82e9d020 r __retguard_2189
-ffffffff82e9d028 r __retguard_3901
-ffffffff82e9d030 r __retguard_3148
-ffffffff82e9d038 r __retguard_1105
-ffffffff82e9d040 r __retguard_1550
-ffffffff82e9e000 r __retguard_3798
-ffffffff82e9e008 r __retguard_2326
-ffffffff82e9f000 r __retguard_1808
-ffffffff82e9f008 r __retguard_610
-ffffffff82e9f010 r __retguard_664
-ffffffff82e9f018 r __retguard_147
-ffffffff82e9f020 r __retguard_3524
-ffffffff82e9f028 r __retguard_2120
-ffffffff82e9f030 r __retguard_2209
-ffffffff82e9f038 r __retguard_1284
-ffffffff82e9f040 r __retguard_3497
-ffffffff82e9f048 r __retguard_3593
-ffffffff82e9f050 r __retguard_3924
-ffffffff82e9f058 r __retguard_2341
-ffffffff82e9f060 r __retguard_2353
-ffffffff82ea0000 r __retguard_1798
-ffffffff82ea1000 r __retguard_2910
-ffffffff82ea2000 r __retguard_kcopy
-ffffffff82ea2008 r __retguard_copyoutstr
-ffffffff82ea3000 r __retguard_Xspllower
-ffffffff82ea4000 r __retguard_mds_handler_ivb
-ffffffff82ea4008 r __retguard_mds_handler_bdw
-ffffffff82ea4010 r __retguard_mds_handler_skl_sse
-ffffffff82ea4018 r __retguard_mds_handler_skl_avx
-ffffffff82ea4020 r __retguard_mds_handler_silvermont
-ffffffff82ea4028 r __retguard_mds_handler_knights
-ffffffff82ea5000 r __retguard_1843
-ffffffff82ea5008 r __retguard_345
-ffffffff82ea5010 r __retguard_3898
-ffffffff82ea5018 r __retguard_363
-ffffffff82ea5020 r __retguard_1639
-ffffffff82ea5028 r __retguard_1695
-ffffffff82ea5030 r __retguard_3933
-ffffffff82ea5038 r __retguard_83
-ffffffff82ea5040 r __retguard_2481
-ffffffff82ea5048 r __retguard_556
-ffffffff82ea5050 r __retguard_3630
-ffffffff82ea5058 r __retguard_998
-ffffffff82ea5060 r __retguard_398
-ffffffff82ea5068 r __retguard_1773
-ffffffff82ea5070 r __retguard_2634
-ffffffff82ea5078 r __retguard_401
-ffffffff82ea5080 r __retguard_1511
-ffffffff82ea5088 r __retguard_1846
-ffffffff82ea5090 r __retguard_1257
-ffffffff82ea5098 r __retguard_3829
-ffffffff82ea50a0 r __retguard_3789
-ffffffff82ea50a8 r __retguard_2810
-ffffffff82ea50b0 r __retguard_753
-ffffffff82ea50b8 r __retguard_1311
-ffffffff82ea50c0 r __retguard_3214
-ffffffff82ea50c8 r __retguard_701
-ffffffff82ea50d0 r __retguard_3799
-ffffffff82ea50d8 r __retguard_395
-ffffffff82ea50e0 r __retguard_3452
-ffffffff82ea50e8 r __retguard_844
-ffffffff82ea6000 r __retguard_1710
-ffffffff82ea7000 r __retguard_1943
-ffffffff82ea8000 r __retguard_1305
-ffffffff82ea9000 r __retguard_3702
-ffffffff82eaa000 r __retguard_1713
-ffffffff82eab000 r __retguard_2177
-ffffffff82eab008 r __retguard_3126
-ffffffff82eab010 r __retguard_3274
-ffffffff82eab018 r __retguard_2499
-ffffffff82eab020 r __retguard_259
-ffffffff82eac000 r __retguard_3697
-ffffffff82ead000 r __retguard_2486
-ffffffff82eae000 r __retguard_2897
-ffffffff82eae008 r __retguard_2722
-ffffffff82eaf000 r __retguard_1145
-ffffffff82eaf008 r __retguard_3749
-ffffffff82eaf010 r __retguard_3825
-ffffffff82eaf018 r __retguard_3011
-ffffffff82eaf020 r __retguard_683
-ffffffff82eaf028 r __retguard_2118
-ffffffff82eaf030 r __retguard_1020
-ffffffff82eaf038 r __retguard_2
-ffffffff82eb0000 r __retguard_798
-ffffffff82eb1000 r __retguard_2111
-ffffffff82eb1008 r __retguard_1287
-ffffffff82eb1010 r __retguard_688
-ffffffff82eb1018 r __retguard_2789
-ffffffff82eb2000 r __retguard_1450
-ffffffff82eb2008 r __retguard_126
-ffffffff82eb2010 r __retguard_1673
-ffffffff82eb3000 r __retguard_349
-ffffffff82eb3008 r __retguard_1035
-ffffffff82eb3010 r __retguard_324
-ffffffff82eb3018 r __retguard_1641
-ffffffff82eb3020 r __retguard_910
-ffffffff82eb3028 r __retguard_963
-ffffffff82eb3030 r __retguard_272
-ffffffff82eb3038 r __retguard_2610
-ffffffff82eb3040 r __retguard_953
-ffffffff82eb4000 r __retguard_2115
-ffffffff82eb4008 r __retguard_3662
-ffffffff82eb5000 r __retguard_2285
-ffffffff82eb5008 r __retguard_2528
-ffffffff82eb5010 r __retguard_2996
-ffffffff82eb5018 r __retguard_2907
-ffffffff82eb5020 r __retguard_901
-ffffffff82eb5028 r __retguard_1768
-ffffffff82eb5030 r __retguard_225
-ffffffff82eb5038 r __retguard_2703
-ffffffff82eb5040 r __retguard_27
-ffffffff82eb5048 r __retguard_2102
-ffffffff82eb5050 r __retguard_3392
-ffffffff82eb5058 r __retguard_2458
-ffffffff82eb6000 r __retguard_416
-ffffffff82eb6008 r __retguard_2121
-ffffffff82eb6010 r __retguard_309
-ffffffff82eb7000 r __retguard_1812
-ffffffff82eb7008 r __retguard_2507
-ffffffff82eb8000 r __retguard_3356
-ffffffff82eb8008 r __retguard_1309
-ffffffff82eb8010 r __retguard_3518
-ffffffff82eb8018 r __retguard_2770
-ffffffff82eb8020 r __retguard_508
-ffffffff82eb8028 r __retguard_902
-ffffffff82eb8030 r __retguard_2246
-ffffffff82eb8038 r __retguard_3289
-ffffffff82eb8040 r __retguard_2040
-ffffffff82eb8048 r __retguard_883
-ffffffff82eb8050 r __retguard_3195
-ffffffff82eb8058 r __retguard_730
-ffffffff82eb8060 r __retguard_3740
-ffffffff82eb8068 r __retguard_1623
-ffffffff82eb8070 r __retguard_968
-ffffffff82eb8078 r __retguard_939
-ffffffff82eb8080 r __retguard_737
-ffffffff82eb9000 r __retguard_3462
-ffffffff82eba000 r __retguard_1780
-ffffffff82eba008 r __retguard_2593
-ffffffff82eba010 r __retguard_677
-ffffffff82eba018 r __retguard_3877
-ffffffff82ebb000 r __retguard_452
-ffffffff82ebb008 r __retguard_808
-ffffffff82ebb010 r __retguard_2648
-ffffffff82ebb018 r __retguard_1872
-ffffffff82ebb020 r __retguard_1024
-ffffffff82ebb028 r __retguard_3238
-ffffffff82ebc000 r __retguard_2717
-ffffffff82ebd000 r __retguard_1389
-ffffffff82ebd008 r __retguard_2741
-ffffffff82ebe000 r __retguard_3337
-ffffffff82ebf000 r __retguard_3492
-ffffffff82ec0000 r __retguard_3600
-ffffffff82ec0008 r __retguard_1041
-ffffffff82ec0010 r __retguard_155
-ffffffff82ec0018 r __retguard_1557
-ffffffff82ec0020 r __retguard_1669
-ffffffff82ec0028 r __retguard_3663
-ffffffff82ec0030 r __retguard_1866
-ffffffff82ec0038 r __retguard_851
-ffffffff82ec0040 r __retguard_2403
-ffffffff82ec0048 r __retguard_208
-ffffffff82ec0050 r __retguard_1358
-ffffffff82ec0058 r __retguard_1980
-ffffffff82ec0060 r __retguard_1153
-ffffffff82ec0068 r __retguard_3215
-ffffffff82ec0070 r __retguard_3097
-ffffffff82ec0078 r __retguard_1826
-ffffffff82ec0080 r __retguard_1101
-ffffffff82ec0088 r __retguard_2709
-ffffffff82ec0090 r __retguard_2138
-ffffffff82ec1000 r __retguard_2117
-ffffffff82ec1008 r __retguard_3538
-ffffffff82ec1010 r __retguard_790
-ffffffff82ec1018 r __retguard_1861
-ffffffff82ec1020 r __retguard_1674
-ffffffff82ec1028 r __retguard_828
-ffffffff82ec1030 r __retguard_899
-ffffffff82ec1038 r __retguard_757
-ffffffff82ec1040 r __retguard_3986
-ffffffff82ec1048 r __retguard_203
-ffffffff82ec1050 r __retguard_2651
-ffffffff82ec1058 r __retguard_1723
-ffffffff82ec2000 r __retguard_2602
-ffffffff82ec2008 r __retguard_1801
-ffffffff82ec3000 r __retguard_1664
-ffffffff82ec3008 r __retguard_3860
-ffffffff82ec3010 r __retguard_2482
-ffffffff82ec3018 r __retguard_1689
-ffffffff82ec3020 r __retguard_2945
-ffffffff82ec3028 r __retguard_3723
-ffffffff82ec3030 r __retguard_3278
-ffffffff82ec3038 r __retguard_3918
-ffffffff82ec3040 r __retguard_374
-ffffffff82ec3048 r __retguard_1337
-ffffffff82ec3050 r __retguard_3471
-ffffffff82ec3058 r __retguard_1614
-ffffffff82ec3060 r __retguard_183
-ffffffff82ec3068 r __retguard_2568
-ffffffff82ec3070 r __retguard_3717
-ffffffff82ec3078 r __retguard_1568
-ffffffff82ec3080 r __retguard_2742
-ffffffff82ec4000 r __retguard_1179
-ffffffff82ec5000 r __retguard_3141
-ffffffff82ec5008 r __retguard_1449
-ffffffff82ec5010 r __retguard_1582
-ffffffff82ec5018 r __retguard_1299
-ffffffff82ec5020 r __retguard_552
-ffffffff82ec5028 r __retguard_2440
-ffffffff82ec5030 r __retguard_456
-ffffffff82ec5038 r __retguard_1089
-ffffffff82ec5040 r __retguard_2998
-ffffffff82ec5048 r __retguard_970
-ffffffff82ec5050 r __retguard_928
-ffffffff82ec5058 r __retguard_1116
-ffffffff82ec5060 r __retguard_2587
-ffffffff82ec5068 r __retguard_2632
-ffffffff82ec5070 r __retguard_2052
-ffffffff82ec5078 r __retguard_281
-ffffffff82ec5080 r __retguard_1210
-ffffffff82ec6000 r __retguard_1873
-ffffffff82ec6008 r __retguard_786
-ffffffff82ec6010 r __retguard_729
-ffffffff82ec6018 r __retguard_3595
-ffffffff82ec6020 r __retguard_3623
-ffffffff82ec6028 r __retguard_1588
-ffffffff82ec6030 r __retguard_2884
-ffffffff82ec6038 r __retguard_1878
-ffffffff82ec6040 r __retguard_2493
-ffffffff82ec6048 r __retguard_885
-ffffffff82ec6050 r __retguard_2645
-ffffffff82ec6058 r __retguard_2103
-ffffffff82ec6060 r __retguard_370
-ffffffff82ec7000 r __retguard_1984
-ffffffff82ec7008 r __retguard_1368
-ffffffff82ec8000 r __retguard_2670
-ffffffff82ec8008 r __retguard_472
-ffffffff82ec8010 r __retguard_3650
-ffffffff82ec8018 r __retguard_2745
-ffffffff82ec8020 r __retguard_1429
-ffffffff82ec8028 r __retguard_2584
-ffffffff82ec8030 r __retguard_2970
-ffffffff82ec8038 r __retguard_2436
-ffffffff82ec8040 r __retguard_1530
-ffffffff82ec8048 r __retguard_3268
-ffffffff82ec8050 r __retguard_918
-ffffffff82ec8058 r __retguard_2516
-ffffffff82ec8060 r __retguard_1184
-ffffffff82ec8068 r __retguard_460
-ffffffff82ec8070 r __retguard_707
-ffffffff82ec9000 r __retguard_2278
-ffffffff82ec9008 r __retguard_1055
-ffffffff82ec9010 r __retguard_3285
-ffffffff82ec9018 r __retguard_2295
-ffffffff82ec9020 r __retguard_1479
-ffffffff82ec9028 r __retguard_2708
-ffffffff82ec9030 r __retguard_2423
-ffffffff82ec9038 r __retguard_1119
-ffffffff82ec9040 r __retguard_1417
-ffffffff82ec9048 r __retguard_3089
-ffffffff82ec9050 r __retguard_685
-ffffffff82eca000 r __retguard_320
-ffffffff82eca008 r __retguard_1686
-ffffffff82eca010 r __retguard_647
-ffffffff82eca018 r __retguard_2920
-ffffffff82eca020 r __retguard_2524
-ffffffff82eca028 r __retguard_3444
-ffffffff82eca030 r __retguard_2258
-ffffffff82eca038 r __retguard_976
-ffffffff82eca040 r __retguard_3887
-ffffffff82eca048 r __retguard_3659
-ffffffff82eca050 r __retguard_170
-ffffffff82eca058 r __retguard_1746
-ffffffff82eca060 r __retguard_2465
-ffffffff82eca068 r __retguard_301
-ffffffff82eca070 r __retguard_1837
-ffffffff82eca078 r __retguard_3242
-ffffffff82eca080 r __retguard_2790
-ffffffff82eca088 r __retguard_3834
-ffffffff82eca090 r __retguard_801
-ffffffff82eca098 r __retguard_1865
-ffffffff82eca0a0 r __retguard_184
-ffffffff82eca0a8 r __retguard_1636
-ffffffff82eca0b0 r __retguard_758
-ffffffff82eca0b8 r __retguard_1369
-ffffffff82eca0c0 r __retguard_2000
-ffffffff82eca0c8 r __retguard_1885
-ffffffff82eca0d0 r __retguard_3368
-ffffffff82eca0d8 r __retguard_2219
-ffffffff82eca0e0 r __retguard_1883
-ffffffff82eca0e8 r __retguard_3669
-ffffffff82eca0f0 r __retguard_946
-ffffffff82eca0f8 r __retguard_3351
-ffffffff82eca100 r __retguard_3101
-ffffffff82eca108 r __retguard_1681
-ffffffff82eca110 r __retguard_1932
-ffffffff82eca118 r __retguard_535
-ffffffff82ecb000 r __retguard_325
-ffffffff82ecb008 r __retguard_2498
-ffffffff82ecb010 r __retguard_3352
-ffffffff82ecb018 r __retguard_594
-ffffffff82ecb020 r __retguard_1446
-ffffffff82ecb028 r __retguard_2696
-ffffffff82ecb030 r __retguard_1952
-ffffffff82ecb038 r __retguard_2127
-ffffffff82ecc000 r __retguard_2559
-ffffffff82ecc008 r __retguard_1322
-ffffffff82ecc010 r __retguard_2551
-ffffffff82ecc018 r __retguard_1764
-ffffffff82ecc020 r __retguard_1419
-ffffffff82ecd000 r __retguard_2239
-ffffffff82ecd008 r __retguard_2817
-ffffffff82ecd010 r __retguard_2630
-ffffffff82ecd018 r __retguard_787
-ffffffff82ece000 r __retguard_36
-ffffffff82ece008 r __retguard_2490
-ffffffff82ece010 r __retguard_2734
-ffffffff82ece018 r __retguard_623
-ffffffff82ece020 r __retguard_2332
-ffffffff82ece028 r __retguard_3771
-ffffffff82ece030 r __retguard_2225
-ffffffff82ece038 r __retguard_256
-ffffffff82ece040 r __retguard_2750
-ffffffff82ece048 r __retguard_1182
-ffffffff82ece050 r __retguard_1212
-ffffffff82ece058 r __retguard_779
-ffffffff82ece060 r __retguard_3467
-ffffffff82ece068 r __retguard_3254
-ffffffff82ece070 r __retguard_2074
-ffffffff82ecf000 r __retguard_2611
-ffffffff82ecf008 r __retguard_443
-ffffffff82ecf010 r __retguard_633
-ffffffff82ecf018 r __retguard_1409
-ffffffff82ed0000 r __retguard_212
-ffffffff82ed0008 r __retguard_3542
-ffffffff82ed0010 r __retguard_2736
-ffffffff82ed0018 r __retguard_3501
-ffffffff82ed0020 r __retguard_2399
-ffffffff82ed0028 r __retguard_389
-ffffffff82ed1000 r __retguard_3491
-ffffffff82ed1008 r __retguard_1038
-ffffffff82ed1010 r __retguard_2333
-ffffffff82ed2000 r __retguard_3164
-ffffffff82ed2008 r __retguard_3939
-ffffffff82ed2010 r __retguard_704
-ffffffff82ed3000 r __retguard_1567
-ffffffff82ed3008 r __retguard_131
-ffffffff82ed3010 r __retguard_3246
-ffffffff82ed4000 r __retguard_3271
-ffffffff82ed4008 r __retguard_3614
-ffffffff82ed4010 r __retguard_1787
-ffffffff82ed4018 r __retguard_121
-ffffffff82ed4020 r __retguard_903
-ffffffff82ed4028 r __retguard_2269
-ffffffff82ed4030 r __retguard_1495
-ffffffff82ed4038 r __retguard_3674
-ffffffff82ed4040 r __retguard_574
-ffffffff82ed5000 r __retguard_3949
-ffffffff82ed5008 r __retguard_1420
-ffffffff82ed5010 r __retguard_1131
-ffffffff82ed5018 r __retguard_1348
-ffffffff82ed5020 r __retguard_67
-ffffffff82ed5028 r __retguard_3682
-ffffffff82ed6000 r __retguard_966
-ffffffff82ed6008 r __retguard_3366
-ffffffff82ed7000 r __retguard_1363
-ffffffff82ed8000 r __retguard_2870
-ffffffff82ed9000 r __retguard_1889
-ffffffff82eda000 r __retguard_509
-ffffffff82edb000 r __retguard_1273
-ffffffff82edc000 r __retguard_3261
-ffffffff82edc008 r __retguard_3004
-ffffffff82edd000 r __retguard_3620
-ffffffff82edd008 r __retguard_2485
-ffffffff82ede000 r __retguard_1176
-ffffffff82ede008 r __retguard_3729
-ffffffff82ede010 r __retguard_1816
-ffffffff82edf000 r __retguard_1533
-ffffffff82edf008 r __retguard_3231
-ffffffff82edf010 r __retguard_743
-ffffffff82edf018 r __retguard_3944
-ffffffff82ee0000 r __retguard_2639
-ffffffff82ee0008 r __retguard_800
-ffffffff82ee1000 r __retguard_2915
-ffffffff82ee1008 r __retguard_71
-ffffffff82ee1010 r __retguard_2125
-ffffffff82ee1018 r __retguard_2578
-ffffffff82ee1020 r __retguard_3699
-ffffffff82ee1028 r __retguard_481
-ffffffff82ee1030 r __retguard_3464
-ffffffff82ee1038 r __retguard_3934
-ffffffff82ee1040 r __retguard_328
-ffffffff82ee2000 r __retguard_1293
-ffffffff82ee3000 r __retguard_2711
-ffffffff82ee4000 r __retguard_1061
-ffffffff82ee5000 r __retguard_3828
-ffffffff82ee6000 r __retguard_3742
-ffffffff82ee6008 r __retguard_3774
-ffffffff82ee7000 r __retguard_1871
-ffffffff82ee7008 r __retguard_2973
-ffffffff82ee7010 r __retguard_695
-ffffffff82ee8000 r __retguard_1683
-ffffffff82ee9000 r __retguard_1365
-ffffffff82eea000 r __retguard_1845
-ffffffff82eeb000 r __retguard_2077
-ffffffff82eeb008 r __retguard_3066
-ffffffff82eeb010 r __retguard_3571
-ffffffff82eec000 r __retguard_2831
-ffffffff82eed000 r __retguard_3077
-ffffffff82eed008 r __retguard_713
-ffffffff82eee000 r __retguard_2840
-ffffffff82eef000 r __retguard_1239
-ffffffff82ef0000 r __retguard_2214
-ffffffff82ef1000 r __retguard_2585
-ffffffff82ef2000 r __retguard_2397
-ffffffff82ef2008 r __retguard_1606
-ffffffff82ef2010 r __retguard_3294
-ffffffff82ef2018 r __retguard_982
-ffffffff82ef2020 r __retguard_1295
-ffffffff82ef2028 r __retguard_1443
-ffffffff82ef2030 r __retguard_2735
-ffffffff82ef2038 r __retguard_2511
-ffffffff82ef2040 r __retguard_2697
-ffffffff82ef2048 r __retguard_1929
-ffffffff82ef2050 r __retguard_3416
-ffffffff82ef2058 r __retguard_2714
-ffffffff82ef2060 r __retguard_334
-ffffffff82ef2068 r __retguard_697
-ffffffff82ef2070 r __retguard_3353
-ffffffff82ef3000 r __retguard_565
-ffffffff82ef3008 r __retguard_2033
-ffffffff82ef3010 r __retguard_3112
-ffffffff82ef3018 r __retguard_1759
-ffffffff82ef3020 r __retguard_1503
-ffffffff82ef3028 r __retguard_383
-ffffffff82ef3030 r __retguard_2402
-ffffffff82ef3038 r __retguard_1903
-ffffffff82ef4000 r __retguard_1524
-ffffffff82ef5000 r __retguard_1388
-ffffffff82ef5008 r __retguard_1532
-ffffffff82ef5010 r __retguard_341
-ffffffff82ef5018 r __retguard_404
-ffffffff82ef6000 r __retguard_1937
-ffffffff82ef7000 r __retguard_249
-ffffffff82ef7008 r __retguard_3956
-ffffffff82ef7010 r __retguard_3905
-ffffffff82ef7018 r __retguard_2753
-ffffffff82ef7020 r __retguard_1025
-ffffffff82ef7028 r __retguard_3969
-ffffffff82ef8000 r __retguard_3952
-ffffffff82ef9000 r __retguard_3315
-ffffffff82efa000 r __retguard_922
-ffffffff82efb000 r __retguard_1502
-ffffffff82efc000 r __retguard_3094
-ffffffff82efd000 r __retguard_2275
-ffffffff82efd008 r __retguard_2547
-ffffffff82efd010 r __retguard_911
-ffffffff82efd018 r __retguard_1661
-ffffffff82efd020 r __retguard_3738
-ffffffff82efd028 r __retguard_435
-ffffffff82efd030 r __retguard_205
-ffffffff82efd038 r __retguard_1805
-ffffffff82efe000 r __retguard_895
-ffffffff82efe008 r __retguard_1982
-ffffffff82eff000 r __retguard_105
-ffffffff82f00000 r __retguard_166
-ffffffff82f01000 r __retguard_2364
-ffffffff82f01008 r __retguard_3701
-ffffffff82f01010 r __retguard_2903
-ffffffff82f01018 r __retguard_1462
-ffffffff82f01020 r __retguard_2137
-ffffffff82f01028 r __retguard_3687
-ffffffff82f01030 r __retguard_2964
-ffffffff82f02000 r __retguard_3043
-ffffffff82f03000 r __retguard_1996
-ffffffff82f04000 r __retguard_1049
-ffffffff82f04008 r __retguard_3937
-ffffffff82f05000 r __retguard_322
-ffffffff82f05008 r __retguard_2356
-ffffffff82f06000 r __retguard_144
-ffffffff82f07000 r __retguard_2080
-ffffffff82f07008 r __retguard_2747
-ffffffff82f08000 r __retguard_1259
-ffffffff82f08008 r __retguard_962
-ffffffff82f08010 r __retguard_3884
-ffffffff82f08018 r __retguard_1370
-ffffffff82f09000 r __retguard_1441
-ffffffff82f09008 r __retguard_1647
-ffffffff82f09010 r __retguard_2130
-ffffffff82f09018 r __retguard_2442
-ffffffff82f0a000 r __retguard_427
-ffffffff82f0b000 r __retguard_2754
-ffffffff82f0b008 r __retguard_1792
-ffffffff82f0b010 r __retguard_2783
-ffffffff82f0b018 r __retguard_794
-ffffffff82f0b020 r __retguard_457
-ffffffff82f0b028 r __retguard_162
-ffffffff82f0b030 r __retguard_876
-ffffffff82f0b038 r __retguard_176
-ffffffff82f0b040 r __retguard_3429
-ffffffff82f0b048 r __retguard_1366
-ffffffff82f0b050 r __retguard_3161
-ffffffff82f0b058 r __retguard_2531
-ffffffff82f0b060 r __retguard_332
-ffffffff82f0b068 r __retguard_676
-ffffffff82f0b070 r __retguard_1974
-ffffffff82f0b078 r __retguard_2999
-ffffffff82f0b080 r __retguard_1560
-ffffffff82f0b088 r __retguard_3027
-ffffffff82f0b090 r __retguard_3521
-ffffffff82f0c000 r __retguard_3685
-ffffffff82f0c008 r __retguard_938
-ffffffff82f0d000 r __retguard_3419
-ffffffff82f0e000 r __retguard_1505
-ffffffff82f0f000 r __retguard_2665
-ffffffff82f10000 r __retguard_1115
-ffffffff82f10008 r __retguard_2885
-ffffffff82f10010 r __retguard_1481
-ffffffff82f11000 r __retguard_822
-ffffffff82f12000 r __retguard_1884
-ffffffff82f12008 r __retguard_807
-ffffffff82f12010 r __retguard_3958
-ffffffff82f13000 r __retguard_927
-ffffffff82f14000 r __retguard_3928
-ffffffff82f14008 r __retguard_3494
-ffffffff82f14010 r __retguard_2092
-ffffffff82f15000 r __retguard_1043
-ffffffff82f15008 r __retguard_2256
-ffffffff82f16000 r __retguard_3276
-ffffffff82f16008 r __retguard_138
-ffffffff82f17000 r __retguard_745
-ffffffff82f17008 r __retguard_1927
-ffffffff82f18000 r __retguard_3310
-ffffffff82f18008 r __retguard_1354
-ffffffff82f19000 r __retguard_1633
-ffffffff82f19008 r __retguard_848
-ffffffff82f19010 r __retguard_3840
-ffffffff82f19018 r __retguard_3314
-ffffffff82f19020 r __retguard_3847
-ffffffff82f19028 r __retguard_1522
-ffffffff82f19030 r __retguard_1593
-ffffffff82f19038 r __retguard_3991
-ffffffff82f19040 r __retguard_2653
-ffffffff82f19048 r __retguard_1657
-ffffffff82f1a000 r __retguard_3047
-ffffffff82f1a008 r __retguard_532
-ffffffff82f1a010 r __retguard_172
-ffffffff82f1a018 r __retguard_2211
-ffffffff82f1a020 r __retguard_3508
-ffffffff82f1a028 r __retguard_3556
-ffffffff82f1b000 r __retguard_1621
-ffffffff82f1c000 r __retguard_1991
-ffffffff82f1c008 r __retguard_3421
-ffffffff82f1d000 r __retguard_3781
-ffffffff82f1e000 r __retguard_3513
-ffffffff82f1f000 r __retguard_1688
-ffffffff82f20000 r __retguard_3076
-ffffffff82f20008 r __retguard_1014
-ffffffff82f21000 r __retguard_868
-ffffffff82f22000 r __retguard_2833
-ffffffff82f23000 r __retguard_1029
-ffffffff82f24000 r __retguard_578
-ffffffff82f25000 r __retguard_2443
-ffffffff82f26000 r __retguard_1888
-ffffffff82f27000 r __retguard_1399
-ffffffff82f28000 r __retguard_2207
-ffffffff82f29000 r __retguard_2308
-ffffffff82f2a000 r __retguard_2662
-ffffffff82f2b000 r __retguard_2983
-ffffffff82f2c000 r __retguard_3597
-ffffffff82f2d000 r __retguard_700
-ffffffff82f2e000 r __retguard_2455
-ffffffff82f2f000 r __retguard_2484
-ffffffff82f30000 r __retguard_3062
-ffffffff82f31000 r __retguard_1062
-ffffffff82f31008 r __retguard_2527
-ffffffff82f32000 r __retguard_3338
-ffffffff82f32008 r __retguard_1648
-ffffffff82f32010 r __retguard_3968
-ffffffff82f32018 r __retguard_1776
-ffffffff82f32020 r __retguard_912
-ffffffff82f32028 r __retguard_2069
-ffffffff82f32030 r __retguard_2934
-ffffffff82f32038 r __retguard_967
-ffffffff82f33000 r __retguard_1008
-ffffffff82f34000 r __retguard_3016
-ffffffff82f35000 r __retguard_3350
-ffffffff82f35008 r __retguard_2263
-ffffffff82f36000 r __retguard_1193
-ffffffff82f37000 r __retguard_1360
-ffffffff82f38000 r __retguard_2066
-ffffffff82f38008 r __retguard_3596
-ffffffff82f38010 r __retguard_2924
-ffffffff82f39000 r __retguard_1262
-ffffffff82f3a000 r __retguard_1886
-ffffffff82f3a008 r __retguard_3569
-ffffffff82f3b000 r __retguard_1372
-ffffffff82f3c000 r __retguard_38
-ffffffff82f3c008 r __retguard_639
-ffffffff82f3c010 r __retguard_2417
-ffffffff82f3d000 r __retguard_723
-ffffffff82f3e000 r __retguard_308
-ffffffff82f3e008 r __retguard_483
-ffffffff82f3f000 r __retguard_318
-ffffffff82f3f008 r __retguard_3845
-ffffffff82f40000 r __retguard_2567
-ffffffff82f41000 r __retguard_3797
-ffffffff82f41008 r __retguard_2468
-ffffffff82f41010 r __retguard_2280
-ffffffff82f41018 r __retguard_1499
-ffffffff82f41020 r __retguard_1123
-ffffffff82f41028 r __retguard_1108
-ffffffff82f41030 r __retguard_2476
-ffffffff82f41038 r __retguard_1734
-ffffffff82f41040 r __retguard_768
-ffffffff82f41048 r __retguard_1047
-ffffffff82f41050 r __retguard_1460
-ffffffff82f41058 r __retguard_539
-ffffffff82f41060 r __retguard_129
-ffffffff82f41068 r __retguard_2477
-ffffffff82f42000 r __retguard_1940
-ffffffff82f42008 r __retguard_1427
-ffffffff82f42010 r __retguard_222
-ffffffff82f42018 r __retguard_2170
-ffffffff82f42020 r __retguard_112
-ffffffff82f42028 r __retguard_2694
-ffffffff82f43000 r __retguard_845
-ffffffff82f43008 r __retguard_1970
-ffffffff82f43010 r __retguard_3341
-ffffffff82f43018 r __retguard_217
-ffffffff82f43020 r __retguard_1507
-ffffffff82f43028 r __retguard_3813
-ffffffff82f44000 r __retguard_815
-ffffffff82f44008 r __retguard_3977
-ffffffff82f44010 r __retguard_3713
-ffffffff82f44018 r __retguard_2006
-ffffffff82f44020 r __retguard_2500
-ffffffff82f44028 r __retguard_392
-ffffffff82f44030 r __retguard_2191
-ffffffff82f44038 r __retguard_1934
-ffffffff82f44040 r __retguard_1215
-ffffffff82f44048 r __retguard_1377
-ffffffff82f44050 r __retguard_1379
-ffffffff82f45000 r __retguard_2513
-ffffffff82f45008 r __retguard_2804
-ffffffff82f46000 r __retguard_1306
-ffffffff82f46008 r __retguard_3227
-ffffffff82f46010 r __retguard_3002
-ffffffff82f46018 r __retguard_1758
-ffffffff82f46020 r __retguard_1248
-ffffffff82f46028 r __retguard_139
-ffffffff82f46030 r __retguard_2475
-ffffffff82f46038 r __retguard_3736
-ffffffff82f46040 r __retguard_3349
-ffffffff82f46048 r __retguard_3576
-ffffffff82f46050 r __retguard_1741
-ffffffff82f47000 r __retguard_3422
-ffffffff82f47008 r __retguard_3236
-ffffffff82f47010 r __retguard_2003
-ffffffff82f47018 r __retguard_984
-ffffffff82f47020 r __retguard_3251
-ffffffff82f47028 r __retguard_977
-ffffffff82f48000 r __retguard_859
-ffffffff82f48008 r __retguard_1440
-ffffffff82f49000 r __retguard_936
-ffffffff82f49008 r __retguard_2028
-ffffffff82f49010 r __retguard_2294
-ffffffff82f49018 r __retguard_2631
-ffffffff82f49020 r __retguard_1330
-ffffffff82f49028 r __retguard_2210
-ffffffff82f49030 r __retguard_750
-ffffffff82f49038 r __retguard_1298
-ffffffff82f49040 r __retguard_1908
-ffffffff82f49048 r __retguard_1638
-ffffffff82f4a000 r __retguard_2319
-ffffffff82f4a008 r __retguard_1002
-ffffffff82f4a010 r __retguard_1307
-ffffffff82f4a018 r __retguard_3105
-ffffffff82f4a020 r __retguard_405
-ffffffff82f4a028 r __retguard_3608
-ffffffff82f4a030 r __retguard_3304
-ffffffff82f4b000 r __retguard_1297
-ffffffff82f4b008 r __retguard_1158
-ffffffff82f4b010 r __retguard_3910
-ffffffff82f4b018 r __retguard_2655
-ffffffff82f4b020 r __retguard_551
-ffffffff82f4b028 r __retguard_2297
-ffffffff82f4b030 r __retguard_1190
-ffffffff82f4b038 r __retguard_3006
-ffffffff82f4b040 r __retguard_1042
-ffffffff82f4c000 r __retguard_1030
-ffffffff82f4d000 r __retguard_3415
-ffffffff82f4d008 r __retguard_3872
-ffffffff82f4e000 r __retguard_515
-ffffffff82f4e008 r __retguard_1280
-ffffffff82f4f000 r __retguard_216
-ffffffff82f4f008 r __retguard_429
-ffffffff82f50000 r __retguard_3202
-ffffffff82f50008 r __retguard_913
-ffffffff82f51000 r __retguard_436
-ffffffff82f51008 r __retguard_2965
-ffffffff82f51010 r __retguard_2579
-ffffffff82f51018 r __retguard_1827
-ffffffff82f52000 r __retguard_1735
-ffffffff82f53000 r __retguard_602
-ffffffff82f53008 r __retguard_3463
-ffffffff82f53010 r __retguard_1966
-ffffffff82f53018 r __retguard_754
-ffffffff82f53020 r __retguard_3565
-ffffffff82f53028 r __retguard_997
-ffffffff82f53030 r __retguard_865
-ffffffff82f53038 r __retguard_252
-ffffffff82f53040 r __retguard_3684
-ffffffff82f54000 r __retguard_2184
-ffffffff82f55000 r __retguard_826
-ffffffff82f55008 r __retguard_2685
-ffffffff82f55010 r __retguard_501
-ffffffff82f55018 r __retguard_545
-ffffffff82f55020 r __retguard_650
-ffffffff82f55028 r __retguard_1266
-ffffffff82f55030 r __retguard_3170
-ffffffff82f55038 r __retguard_2425
-ffffffff82f55040 r __retguard_874
-ffffffff82f55048 r __retguard_2075
-ffffffff82f55050 r __retguard_1185
-ffffffff82f55058 r __retguard_2725
-ffffffff82f55060 r __retguard_2847
-ffffffff82f55068 r __retguard_1118
-ffffffff82f55070 r __retguard_669
-ffffffff82f55078 r __retguard_26
-ffffffff82f55080 r __retguard_1640
-ffffffff82f55088 r __retguard_3107
-ffffffff82f55090 r __retguard_1535
-ffffffff82f55098 r __retguard_3772
-ffffffff82f550a0 r __retguard_3050
-ffffffff82f550a8 r __retguard_1253
-ffffffff82f550b0 r __retguard_2822
-ffffffff82f550b8 r __retguard_411
-ffffffff82f550c0 r __retguard_3765
-ffffffff82f550c8 r __retguard_1591
-ffffffff82f550d0 r __retguard_410
-ffffffff82f550d8 r __retguard_470
-ffffffff82f550e0 r __retguard_1562
-ffffffff82f56000 r __retguard_3791
-ffffffff82f56008 r __retguard_2167
-ffffffff82f56010 r __retguard_2956
-ffffffff82f56018 r __retguard_2270
-ffffffff82f56020 r __retguard_3755
-ffffffff82f56028 r __retguard_230
-ffffffff82f56030 r __retguard_159
-ffffffff82f56038 r __retguard_1380
-ffffffff82f56040 r __retguard_1211
-ffffffff82f56048 r __retguard_3806
-ffffffff82f56050 r __retguard_2215
-ffffffff82f56058 r __retguard_2719
-ffffffff82f56060 r __retguard_817
-ffffffff82f56068 r __retguard_2093
-ffffffff82f56070 r __retguard_387
-ffffffff82f56078 r __retguard_153
-ffffffff82f56080 r __retguard_3055
-ffffffff82f56088 r __retguard_3435
-ffffffff82f56090 r __retguard_1715
-ffffffff82f56098 r __retguard_1346
-ffffffff82f560a0 r __retguard_521
-ffffffff82f560a8 r __retguard_2519
-ffffffff82f560b0 r __retguard_3030
-ffffffff82f560b8 r __retguard_1491
-ffffffff82f560c0 r __retguard_3795
-ffffffff82f560c8 r __retguard_258
-ffffffff82f560d0 r __retguard_1127
-ffffffff82f560d8 r __retguard_937
-ffffffff82f560e0 r __retguard_3997
-ffffffff82f560e8 r __retguard_2185
-ffffffff82f560f0 r __retguard_2060
-ffffffff82f57000 r __retguard_1352
-ffffffff82f57008 r __retguard_2818
-ffffffff82f57010 r __retguard_408
-ffffffff82f57018 r __retguard_1357
-ffffffff82f57020 r __retguard_2289
-ffffffff82f57028 r __retguard_1950
-ffffffff82f57030 r __retguard_2418
-ffffffff82f57038 r __retguard_194
-ffffffff82f57040 r __retguard_2173
-ffffffff82f57048 r __retguard_884
-ffffffff82f57050 r __retguard_19
-ffffffff82f57058 r __retguard_2782
-ffffffff82f57060 r __retguard_1716
-ffffffff82f57068 r __retguard_1961
-ffffffff82f57070 r __retguard_494
-ffffffff82f57078 r __retguard_2251
-ffffffff82f57080 r __retguard_1774
-ffffffff82f57088 r __retguard_1103
-ffffffff82f57090 r __retguard_499
-ffffffff82f57098 r __retguard_1474
-ffffffff82f570a0 r __retguard_2777
-ffffffff82f58000 r __retguard_1286
-ffffffff82f58008 r __retguard_458
-ffffffff82f58010 r __retguard_2293
-ffffffff82f58018 r __retguard_3326
-ffffffff82f58020 r __retguard_1177
-ffffffff82f58028 r __retguard_30
-ffffffff82f58030 r __retguard_1066
-ffffffff82f58038 r __retguard_2574
-ffffffff82f58040 r __retguard_1892
-ffffffff82f59000 r __retguard_1464
-ffffffff82f59008 r __retguard_1204
-ffffffff82f59010 r __retguard_2573
-ffffffff82f59018 r __retguard_2713
-ffffffff82f59020 r __retguard_1393
-ffffffff82f59028 r __retguard_2994
-ffffffff82f59030 r __retguard_254
-ffffffff82f59038 r __retguard_2778
-ffffffff82f59040 r __retguard_682
-ffffffff82f59048 r __retguard_2687
-ffffffff82f59050 r __retguard_3096
-ffffffff82f5a000 r __retguard_3374
-ffffffff82f5a008 r __retguard_1111
-ffffffff82f5a010 r __retguard_1916
-ffffffff82f5a018 r __retguard_3311
-ffffffff82f5a020 r __retguard_3211
-ffffffff82f5a028 r __retguard_1074
-ffffffff82f5a030 r __retguard_3899
-ffffffff82f5a038 r __retguard_1749
-ffffffff82f5a040 r __retguard_1156
-ffffffff82f5a048 r __retguard_1349
-ffffffff82f5a050 r __retguard_3979
-ffffffff82f5a058 r __retguard_1387
-ffffffff82f5a060 r __retguard_3602
-ffffffff82f5b000 r __retguard_432
-ffffffff82f5b008 r __retguard_3308
-ffffffff82f5b010 r __retguard_1362
-ffffffff82f5c000 r __retguard_2413
-ffffffff82f5c008 r __retguard_106
-ffffffff82f5c010 r __retguard_1104
-ffffffff82f5c018 r __retguard_3601
-ffffffff82f5c020 r __retguard_2757
-ffffffff82f5c028 r __retguard_2733
-ffffffff82f5c030 r __retguard_2883
-ffffffff82f5c038 r __retguard_719
-ffffffff82f5c040 r __retguard_1724
-ffffffff82f5c048 r __retguard_2123
-ffffffff82f5c050 r __retguard_1034
-ffffffff82f5d000 r __retguard_3526
-ffffffff82f5d008 r __retguard_1552
-ffffffff82f5e000 r __retguard_276
-ffffffff82f5f000 r __retguard_1833
-ffffffff82f5f008 r __retguard_118
-ffffffff82f5f010 r __retguard_3204
-ffffffff82f5f018 r __retguard_2647
-ffffffff82f60000 r __retguard_3660
-ffffffff82f60008 r __retguard_3313
-ffffffff82f60010 r __retguard_512
-ffffffff82f60018 r __retguard_725
-ffffffff82f60020 r __retguard_88
-ffffffff82f60028 r __retguard_1070
-ffffffff82f61000 r __retguard_2030
-ffffffff82f61008 r __retguard_969
-ffffffff82f61010 r __retguard_3339
-ffffffff82f61018 r __retguard_313
-ffffffff82f61020 r __retguard_462
-ffffffff82f61028 r __retguard_253
-ffffffff82f61030 r __retguard_2372
-ffffffff82f61038 r __retguard_3108
-ffffffff82f61040 r __retguard_2146
-ffffffff82f61048 r __retguard_1867
-ffffffff82f61050 r __retguard_2354
-ffffffff82f61058 r __retguard_3680
-ffffffff82f61060 r __retguard_99
-ffffffff82f61068 r __retguard_1650
-ffffffff82f61070 r __retguard_2101
-ffffffff82f61078 r __retguard_2026
-ffffffff82f61080 r __retguard_1189
-ffffffff82f61088 r __retguard_11
-ffffffff82f61090 r __retguard_1085
-ffffffff82f61098 r __retguard_1167
-ffffffff82f610a0 r __retguard_80
-ffffffff82f610a8 r __retguard_554
-ffffffff82f62000 r __retguard_3892
-ffffffff82f62008 r __retguard_3436
-ffffffff82f62010 r __retguard_3821
-ffffffff82f62018 r __retguard_2836
-ffffffff82f62020 r __retguard_1783
-ffffffff82f62028 r __retguard_1094
-ffffffff82f63000 r __retguard_3800
-ffffffff82f63008 r __retguard_2882
-ffffffff82f63010 r __retguard_3673
-ffffffff82f64000 r __retguard_872
-ffffffff82f64008 r __retguard_2751
-ffffffff82f64010 r __retguard_3832
-ffffffff82f64018 r __retguard_175
-ffffffff82f64020 r __retguard_3880
-ffffffff82f64028 r __retguard_2813
-ffffffff82f64030 r __retguard_2491
-ffffffff82f64038 r __retguard_1809
-ffffffff82f64040 r __retguard_475
-ffffffff82f64048 r __retguard_873
-ffffffff82f65000 r __retguard_1021
-ffffffff82f65008 r __retguard_1762
-ffffffff82f66000 r __retguard_3985
-ffffffff82f66008 r __retguard_1572
-ffffffff82f66010 r __retguard_1922
-ffffffff82f66018 r __retguard_878
-ffffffff82f66020 r __retguard_1281
-ffffffff82f66028 r __retguard_157
-ffffffff82f66030 r __retguard_221
-ffffffff82f66038 r __retguard_182
-ffffffff82f66040 r __retguard_3448
-ffffffff82f66048 r __retguard_2287
-ffffffff82f66050 r __retguard_575
-ffffffff82f66058 r __retguard_438
-ffffffff82f66060 r __retguard_1180
-ffffffff82f66068 r __retguard_1343
-ffffffff82f66070 r __retguard_1482
-ffffffff82f66078 r __retguard_2480
-ffffffff82f66080 r __retguard_3240
-ffffffff82f66088 r __retguard_2113
-ffffffff82f66090 r __retguard_3562
-ffffffff82f66098 r __retguard_3642
-ffffffff82f660a0 r __retguard_3920
-ffffffff82f660a8 r __retguard_3412
-ffffffff82f660b0 r __retguard_464
-ffffffff82f660b8 r __retguard_1264
-ffffffff82f660c0 r __retguard_3667
-ffffffff82f660c8 r __retguard_1456
-ffffffff82f660d0 r __retguard_2301
-ffffffff82f660d8 r __retguard_92
-ffffffff82f660e0 r __retguard_1009
-ffffffff82f660e8 r __retguard_274
-ffffffff82f660f0 r __retguard_317
-ffffffff82f660f8 r __retguard_627
-ffffffff82f66100 r __retguard_2878
-ffffffff82f66108 r __retguard_1413
-ffffffff82f66110 r __retguard_1186
-ffffffff82f66118 r __retguard_1820
-ffffffff82f66120 r __retguard_93
-ffffffff82f66128 r __retguard_326
-ffffffff82f66130 r __retguard_1729
-ffffffff82f66138 r __retguard_2614
-ffffffff82f66140 r __retguard_2548
-ffffffff82f66148 r __retguard_3061
-ffffffff82f66150 r __retguard_502
-ffffffff82f66158 r __retguard_3761
-ffffffff82f66160 r __retguard_3923
-ffffffff82f66168 r __retguard_94
-ffffffff82f66170 r __retguard_2300
-ffffffff82f66178 r __retguard_2760
-ffffffff82f66180 r __retguard_571
-ffffffff82f66188 r __retguard_3187
-ffffffff82f66190 r __retguard_2072
-ffffffff82f66198 r __retguard_536
-ffffffff82f661a0 r __retguard_1965
-ffffffff82f661a8 r __retguard_908
-ffffffff82f661b0 r __retguard_1817
-ffffffff82f661b8 r __retguard_2968
-ffffffff82f661c0 r __retguard_1461
-ffffffff82f661c8 r __retguard_1383
-ffffffff82f661d0 r __retguard_3428
-ffffffff82f661d8 r __retguard_3575
-ffffffff82f67000 r __retguard_1391
-ffffffff82f67008 r __retguard_644
-ffffffff82f67010 r __retguard_267
-ffffffff82f67018 r __retguard_1918
-ffffffff82f68000 r __retguard_351
-ffffffff82f68008 r __retguard_2086
-ffffffff82f68010 r __retguard_917
-ffffffff82f68018 r __retguard_2433
-ffffffff82f68020 r __retguard_661
-ffffffff82f68028 r __retguard_505
-ffffffff82f68030 r __retguard_1516
-ffffffff82f68038 r __retguard_397
-ffffffff82f68040 r __retguard_151
-ffffffff82f68048 r __retguard_1999
-ffffffff82f68050 r __retguard_3664
-ffffffff82f68058 r __retguard_1526
-ffffffff82f68060 r __retguard_733
-ffffffff82f68068 r __retguard_3510
-ffffffff82f69000 r __retguard_3802
-ffffffff82f6a000 r __retguard_3266
-ffffffff82f6a008 r __retguard_778
-ffffffff82f6a010 r __retguard_2761
-ffffffff82f6a018 r __retguard_2023
-ffffffff82f6a020 r __retguard_100
-ffffffff82f6a028 r __retguard_641
-ffffffff82f6a030 r __retguard_1497
-ffffffff82f6a038 r __retguard_390
-ffffffff82f6a040 r __retguard_3788
-ffffffff82f6a048 r __retguard_2627
-ffffffff82f6a050 r __retguard_1001
-ffffffff82f6a058 r __retguard_888
-ffffffff82f6b000 r __retguard_45
-ffffffff82f6b008 r __retguard_3533
-ffffffff82f6b010 r __retguard_1434
-ffffffff82f6c000 r __retguard_3019
-ffffffff82f6c008 r __retguard_528
-ffffffff82f6c010 r __retguard_1901
-ffffffff82f6d000 r __retguard_2457
-ffffffff82f6e000 r __retguard_2889
-ffffffff82f6e008 r __retguard_2016
-ffffffff82f6e010 r __retguard_1012
-ffffffff82f6e018 r __retguard_49
-ffffffff82f6e020 r __retguard_1962
-ffffffff82f6e028 r __retguard_2515
-ffffffff82f6e030 r __retguard_3523
-ffffffff82f6e038 r __retguard_424
-ffffffff82f6e040 r __retguard_3951
-ffffffff82f6e048 r __retguard_605
-ffffffff82f6e050 r __retguard_1401
-ffffffff82f6e058 r __retguard_1201
-ffffffff82f6e060 r __retguard_3512
-ffffffff82f6e068 r __retguard_190
-ffffffff82f6e070 r __retguard_348
-ffffffff82f6e078 r __retguard_3153
-ffffffff82f6f000 r __retguard_340
-ffffffff82f70000 r __retguard_1853
-ffffffff82f70008 r __retguard_3624
-ffffffff82f70010 r __retguard_3560
-ffffffff82f70018 r __retguard_3263
-ffffffff82f71000 r __retguard_1900
-ffffffff82f71008 r __retguard_224
-ffffffff82f71010 r __retguard_2242
-ffffffff82f71018 r __retguard_2105
-ffffffff82f71020 r __retguard_2674
-ffffffff82f71028 r __retguard_954
-ffffffff82f71030 r __retguard_2461
-ffffffff82f71038 r __retguard_1109
-ffffffff82f71040 r __retguard_1079
-ffffffff82f71048 r __retguard_3473
-ffffffff82f72000 r __retguard_617
-ffffffff82f72008 r __retguard_2851
-ffffffff82f72010 r __retguard_2024
-ffffffff82f72018 r __retguard_1136
-ffffffff82f72020 r __retguard_572
-ffffffff82f72028 r __retguard_3629
-ffffffff82f72030 r __retguard_827
-ffffffff82f72038 r __retguard_2090
-ffffffff82f72040 r __retguard_287
-ffffffff82f72048 r __retguard_671
-ffffffff82f72050 r __retguard_1995
-ffffffff82f72058 r __retguard_2374
-ffffffff82f72060 r __retguard_1328
-ffffffff82f72068 r __retguard_775
-ffffffff82f72070 r __retguard_232
-ffffffff82f72078 r __retguard_3606
-ffffffff82f73000 r __retguard_3134
-ffffffff82f73008 r __retguard_1986
-ffffffff82f73010 r __retguard_3947
-ffffffff82f73018 r __retguard_2408
-ffffffff82f73020 r __retguard_2063
-ffffffff82f73028 r __retguard_1815
-ffffffff82f73030 r __retguard_2538
-ffffffff82f73038 r __retguard_2619
-ffffffff82f73040 r __retguard_2451
-ffffffff82f73048 r __retguard_1134
-ffffffff82f73050 r __retguard_1564
-ffffffff82f73058 r __retguard_3609
-ffffffff82f73060 r __retguard_2589
-ffffffff82f74000 r __retguard_3396
-ffffffff82f74008 r __retguard_1261
-ffffffff82f74010 r __retguard_3222
-ffffffff82f74018 r __retguard_1727
-ffffffff82f74020 r __retguard_2394
-ffffffff82f74028 r __retguard_2893
-ffffffff82f74030 r __retguard_3525
-ffffffff82f75000 r __retguard_1799
-ffffffff82f75008 r __retguard_2922
-ffffffff82f75010 r __retguard_400
-ffffffff82f75018 r __retguard_2905
-ffffffff82f75020 r __retguard_1949
-ffffffff82f75028 r __retguard_2912
-ffffffff82f75030 r __retguard_3073
-ffffffff82f75038 r __retguard_2021
-ffffffff82f75040 r __retguard_631
-ffffffff82f75048 r __retguard_3756
-ffffffff82f76000 r __retguard_5
-ffffffff82f76008 r __retguard_178
-ffffffff82f76010 r __retguard_802
-ffffffff82f76018 r __retguard_3810
-ffffffff82f77000 r __retguard_582
-ffffffff82f77008 r __retguard_1760
-ffffffff82f77010 r __retguard_995
-ffffffff82f77018 r __retguard_3
-ffffffff82f77020 r __retguard_3201
-ffffffff82f77028 r __retguard_710
-ffffffff82f78000 r __retguard_1418
-ffffffff82f78008 r __retguard_879
-ffffffff82f78010 r __retguard_2187
-ffffffff82f79000 r __retguard_944
-ffffffff82f79008 r __retguard_304
-ffffffff82f79010 r __retguard_329
-ffffffff82f79018 r __retguard_3519
-ffffffff82f79020 r __retguard_860
-ffffffff82f79028 r __retguard_3476
-ffffffff82f79030 r __retguard_3955
-ffffffff82f79038 r __retguard_359
-ffffffff82f79040 r __retguard_2220
-ffffffff82f79048 r __retguard_3794
-ffffffff82f79050 r __retguard_2624
-ffffffff82f79058 r __retguard_2667
-ffffffff82f7a000 r __retguard_853
-ffffffff82f7a008 r __retguard_3915
-ffffffff82f7a010 r __retguard_1794
-ffffffff82f7a018 r __retguard_1126
-ffffffff82f7a020 r __retguard_3647
-ffffffff82f7a028 r __retguard_445
-ffffffff82f7a030 r __retguard_709
-ffffffff82f7a038 r __retguard_2517
-ffffffff82f7a040 r __retguard_904
-ffffffff82f7b000 r __retguard_3780
-ffffffff82f7b008 r __retguard_1242
-ffffffff82f7b010 r __retguard_1635
-ffffffff82f7b018 r __retguard_2192
-ffffffff82f7b020 r __retguard_972
-ffffffff82f7b028 r __retguard_1124
-ffffffff82f7b030 r __retguard_590
-ffffffff82f7c000 r __retguard_1187
-ffffffff82f7c008 r __retguard_1699
-ffffffff82f7c010 r __retguard_69
-ffffffff82f7c018 r __retguard_2073
-ffffffff82f7c020 r __retguard_657
-ffffffff82f7c028 r __retguard_3033
-ffffffff82f7c030 r __retguard_2082
-ffffffff82f7c038 r __retguard_211
-ffffffff82f7d000 r __retguard_2424
-ffffffff82f7d008 r __retguard_2827
-ffffffff82f7e000 r __retguard_3470
-ffffffff82f7e008 r __retguard_2609
-ffffffff82f7f000 r __retguard_449
-ffffffff82f7f008 r __retguard_1844
-ffffffff82f7f010 r __retguard_3583
-ffffffff82f7f018 r __retguard_2846
-ffffffff82f7f020 r __retguard_1465
-ffffffff82f7f028 r __retguard_3715
-ffffffff82f7f030 r __retguard_3590
-ffffffff82f7f038 r __retguard_2683
-ffffffff82f7f040 r __retguard_234
-ffffffff82f7f048 r __retguard_1656
-ffffffff82f7f050 r __retguard_2035
-ffffffff82f7f058 r __retguard_3330
-ffffffff82f7f060 r __retguard_3093
-ffffffff82f80000 r __retguard_875
-ffffffff82f81000 r __retguard_43
-ffffffff82f81008 r __retguard_2929
-ffffffff82f81010 r __retguard_1316
-ffffffff82f81018 r __retguard_2748
-ffffffff82f81020 r __retguard_3247
-ffffffff82f81028 r __retguard_3988
-ffffffff82f81030 r __retguard_1422
-ffffffff82f81038 r __retguard_2560
-ffffffff82f81040 r __retguard_3946
-ffffffff82f81048 r __retguard_3181
-ffffffff82f81050 r __retguard_1415
-ffffffff82f81058 r __retguard_3306
-ffffffff82f81060 r __retguard_2327
-ffffffff82f81068 r __retguard_2190
-ffffffff82f81070 r __retguard_133
-ffffffff82f81078 r __retguard_57
-ffffffff82f81080 r __retguard_2946
-ffffffff82f81088 r __retguard_3288
-ffffffff82f81090 r __retguard_1313
-ffffffff82f81098 r __retguard_3414
-ffffffff82f810a0 r __retguard_1587
-ffffffff82f810a8 r __retguard_2532
-ffffffff82f810b0 r __retguard_3995
-ffffffff82f810b8 r __retguard_3445
-ffffffff82f82000 r __retguard_1739
-ffffffff82f82008 r __retguard_3035
-ffffffff82f83000 r __retguard_2577
-ffffffff82f83008 r __retguard_2404
-ffffffff82f83010 r __retguard_1246
-ffffffff82f84000 r __retguard_82
-ffffffff82f84008 r __retguard_1228
-ffffffff82f84010 r __retguard_1517
-ffffffff82f84018 r __retguard_767
-ffffffff82f84020 r __retguard_3658
-ffffffff82f84028 r __retguard_1818
-ffffffff82f84030 r __retguard_3068
-ffffffff82f84038 r __retguard_2686
-ffffffff82f84040 r __retguard_2595
-ffffffff82f84048 r __retguard_1168
-ffffffff82f84050 r __retguard_1099
-ffffffff82f84058 r __retguard_2641
-ffffffff82f84060 r __retguard_3179
-ffffffff82f84068 r __retguard_689
-ffffffff82f84070 r __retguard_773
-ffffffff82f84078 r __retguard_44
-ffffffff82f84080 r __retguard_3059
-ffffffff82f84088 r __retguard_1071
-ffffffff82f84090 r __retguard_3940
-ffffffff82f84098 r __retguard_3287
-ffffffff82f840a0 r __retguard_2900
-ffffffff82f840a8 r __retguard_459
-ffffffff82f840b0 r __retguard_1678
-ffffffff82f840b8 r __retguard_52
-ffffffff82f840c0 r __retguard_3615
-ffffffff82f840c8 r __retguard_1237
-ffffffff82f840d0 r __retguard_3948
-ffffffff82f840d8 r __retguard_2037
-ffffffff82f840e0 r __retguard_3931
-ffffffff82f840e8 r __retguard_1630
-ffffffff82f85000 r __retguard_3671
-ffffffff82f85008 r __retguard_490
-ffffffff82f85010 r __retguard_346
-ffffffff82f85018 r __retguard_3833
-ffffffff82f85020 r __retguard_1320
-ffffffff82f85028 r __retguard_3183
-ffffffff82f85030 r __retguard_2588
-ffffffff82f85038 r __retguard_1327
-ffffffff82f85040 r __retguard_3132
-ffffffff82f85048 r __retguard_1523
-ffffffff82f85050 r __retguard_1467
-ffffffff82f85058 r __retguard_3318
-ffffffff82f85060 r __retguard_3878
-ffffffff82f85068 r __retguard_14
-ffffffff82f85070 r __retguard_3500
-ffffffff82f85078 r __retguard_855
-ffffffff82f85080 r __retguard_3177
-ffffffff82f85088 r __retguard_1797
-ffffffff82f85090 r __retguard_2260
-ffffffff82f85098 r __retguard_2600
-ffffffff82f86000 r __retguard_299
-ffffffff82f86008 r __retguard_636
-ffffffff82f86010 r __retguard_1897
-ffffffff82f86018 r __retguard_2794
-ffffffff82f86020 r __retguard_3563
-ffffffff82f86028 r __retguard_1977
-ffffffff82f87000 r __retguard_66
-ffffffff82f87008 r __retguard_1092
-ffffffff82f87010 r __retguard_1811
-ffffffff82f87018 r __retguard_1405
-ffffffff82f87020 r __retguard_1310
-ffffffff82f87028 r __retguard_2556
-ffffffff82f88000 r __retguard_3552
-ffffffff82f88008 r __retguard_3188
-ffffffff82f88010 r __retguard_2011
-ffffffff82f88018 r __retguard_3472
-ffffffff82f88020 r __retguard_1536
-ffffffff82f88028 r __retguard_3298
-ffffffff82f88030 r __retguard_2663
-ffffffff82f88038 r __retguard_2555
-ffffffff82f88040 r __retguard_1831
-ffffffff82f88048 r __retguard_2819
-ffffffff82f89000 r __retguard_3305
-ffffffff82f89008 r __retguard_2050
-ffffffff82f89010 r __retguard_95
-ffffffff82f89018 r __retguard_2283
-ffffffff82f8a000 r __retguard_3994
-ffffffff82f8a008 r __retguard_25
-ffffffff82f8a010 r __retguard_1141
-ffffffff82f8a018 r __retguard_1256
-ffffffff82f8b000 r __retguard_3998
-ffffffff82f8c000 r __retguard_1238
-ffffffff82f8c008 r __retguard_2842
-ffffffff82f8c010 r __retguard_541
-ffffffff82f8c018 r __retguard_782
-ffffffff82f8c020 r __retguard_2267
-ffffffff82f8c028 r __retguard_2823
-ffffffff82f8d000 r __retguard_921
-ffffffff82f8d008 r __retguard_3925
-ffffffff82f8e000 r __retguard_3652
-ffffffff82f8e008 r __retguard_1155
-ffffffff82f8e010 r __retguard_386
-ffffffff82f8e018 r __retguard_3250
-ffffffff82f8e020 r __retguard_999
-ffffffff82f8e028 r __retguard_812
-ffffffff82f8f000 r __retguard_1834
-ffffffff82f8f008 r __retguard_2502
-ffffffff82f8f010 r __retguard_336
-ffffffff82f8f018 r __retguard_2338
-ffffffff82f8f020 r __retguard_2503
-ffffffff82f8f028 r __retguard_3906
-ffffffff82f8f030 r __retguard_447
-ffffffff82f8f038 r __retguard_3400
-ffffffff82f8f040 r __retguard_2871
-ffffffff82f8f048 r __retguard_2762
-ffffffff82f8f050 r __retguard_3413
-ffffffff82f8f058 r __retguard_1382
-ffffffff82f8f060 r __retguard_2963
-ffffffff82f8f068 r __retguard_469
-ffffffff82f8f070 r __retguard_77
-ffffffff82f8f078 r __retguard_2009
-ffffffff82f8f080 r __retguard_2365
-ffffffff82f8f088 r __retguard_2737
-ffffffff82f8f090 r __retguard_3961
-ffffffff82f90000 r __retguard_1160
-ffffffff82f90008 r __retguard_3128
-ffffffff82f90010 r __retguard_749
-ffffffff82f90018 r __retguard_3577
-ffffffff82f90020 r __retguard_385
-ffffffff82f90028 r __retguard_2508
-ffffffff82f90030 r __retguard_3260
-ffffffff82f90038 r __retguard_3114
-ffffffff82f90040 r __retguard_906
-ffffffff82f90048 r __retguard_2141
-ffffffff82f91000 r __retguard_3786
-ffffffff82f91008 r __retguard_2204
-ffffffff82f91010 r __retguard_900
-ffffffff82f91018 r __retguard_985
-ffffffff82f91020 r __retguard_3938
-ffffffff82f92000 r __retguard_2002
-ffffffff82f92008 r __retguard_2059
-ffffffff82f92010 r __retguard_188
-ffffffff82f92018 r __retguard_2689
-ffffffff82f92020 r __retguard_1473
-ffffffff82f92028 r __retguard_2488
-ffffffff82f92030 r __retguard_1869
-ffffffff82f93000 r __retguard_3291
-ffffffff82f93008 r __retguard_716
-ffffffff82f93010 r __retguard_3539
-ffffffff82f93018 r __retguard_2422
-ffffffff82f93020 r __retguard_1005
-ffffffff82f93028 r __retguard_1696
-ffffffff82f93030 r __retguard_2244
-ffffffff82f93038 r __retguard_2869
-ffffffff82f93040 r __retguard_2622
-ffffffff82f93048 r __retguard_2975
-ffffffff82f93050 r __retguard_1334
-ffffffff82f94000 r __retguard_1946
-ffffffff82f94008 r __retguard_246
-ffffffff82f94010 r __retguard_2339
-ffffffff82f94018 r __retguard_2223
-ffffffff82f94020 r __retguard_1671
-ffffffff82f94028 r __retguard_2385
-ffffffff82f94030 r __retguard_2925
-ffffffff82f94038 r __retguard_2834
-ffffffff82f94040 r __retguard_1475
-ffffffff82f94048 r __retguard_1213
-ffffffff82f94050 r __retguard_353
-ffffffff82f94058 r __retguard_2237
-ffffffff82f95000 r __retguard_2322
-ffffffff82f95008 r __retguard_2175
-ffffffff82f95010 r __retguard_1629
-ffffffff82f95018 r __retguard_2812
-ffffffff82f95020 r __retguard_2324
-ffffffff82f95028 r __retguard_269
-ffffffff82f95030 r __retguard_2007
-ffffffff82f95038 r __retguard_3686
-ffffffff82f95040 r __retguard_120
-ffffffff82f95048 r __retguard_134
-ffffffff82f95050 r __retguard_2330
-ffffffff82f95058 r __retguard_3689
-ffffffff82f95060 r __retguard_2705
-ffffffff82f96000 r __retguard_3754
-ffffffff82f96008 r __retguard_1455
-ffffffff82f96010 r __retguard_3249
-ffffffff82f96018 r __retguard_2731
-ffffffff82f96020 r __retguard_461
-ffffffff82f96028 r __retguard_2636
-ffffffff82f96030 r __retguard_3253
-ffffffff82f96038 r __retguard_611
-ffffffff82f96040 r __retguard_31
-ffffffff82f96048 r __retguard_950
-ffffffff82f96050 r __retguard_3028
-ffffffff82f96058 r __retguard_3849
-ffffffff82f96060 r __retguard_2623
-ffffffff82f96068 r __retguard_1018
-ffffffff82f96070 r __retguard_3389
-ffffffff82f96078 r __retguard_2232
-ffffffff82f96080 r __retguard_1860
-ffffffff82f96088 r __retguard_2445
-ffffffff82f96090 r __retguard_1771
-ffffffff82f96098 r __retguard_3693
-ffffffff82f960a0 r __retguard_525
-ffffffff82f960a8 r __retguard_1581
-ffffffff82f97000 r __retguard_2642
-ffffffff82f97008 r __retguard_3327
-ffffffff82f98000 r __retguard_1924
-ffffffff82f98008 r __retguard_78
-ffffffff82f98010 r __retguard_772
-ffffffff82f98018 r __retguard_361
-ffffffff82f98020 r __retguard_1250
-ffffffff82f98028 r __retguard_2603
-ffffffff82f99000 r __retguard_2106
-ffffffff82f9a000 r __retguard_3757
-ffffffff82f9a008 r __retguard_1653
-ffffffff82f9a010 r __retguard_957
-ffffffff82f9a018 r __retguard_3321
-ffffffff82f9a020 r __retguard_3870
-ffffffff82f9a028 r __retguard_2901
-ffffffff82f9a030 r __retguard_604
-ffffffff82f9a038 r __retguard_2089
-ffffffff82f9b000 r __retguard_3490
-ffffffff82f9b008 r __retguard_2410
-ffffffff82f9b010 r __retguard_2376
-ffffffff82f9b018 r __retguard_3857
-ffffffff82f9b020 r __retguard_625
-ffffffff82f9b028 r __retguard_3993
-ffffffff82f9b030 r __retguard_2235
-ffffffff82f9c000 r __retguard_305
-ffffffff82f9d000 r __retguard_1483
-ffffffff82f9e000 r __retguard_2387
-ffffffff82f9f000 r __retguard_3286
-ffffffff82f9f008 r __retguard_881
-ffffffff82f9f010 r __retguard_666
-ffffffff82f9f018 r __retguard_1485
-ffffffff82f9f020 r __retguard_1065
-ffffffff82fa0000 r __retguard_597
-ffffffff82fa0008 r __retguard_658
-ffffffff82fa0010 r __retguard_2139
-ffffffff82fa0018 r __retguard_319
-ffffffff82fa0020 r __retguard_3550
-ffffffff82fa0028 r __retguard_896
-ffffffff82fa0030 r __retguard_2505
-ffffffff82fa1000 r __retguard_2692
-ffffffff82fa1008 r __retguard_2859
-ffffffff82fa1010 r __retguard_3439
-ffffffff82fa1018 r __retguard_2262
-ffffffff82fa1020 r __retguard_1964
-ffffffff82fa1028 r __retguard_2351
-ffffffff82fa1030 r __retguard_1882
-ffffffff82fa1038 r __retguard_2153
-ffffffff82fa1040 r __retguard_546
-ffffffff82fa1048 r __retguard_2820
-ffffffff82fa1050 r __retguard_2989
-ffffffff82fa1058 r __retguard_1953
-ffffffff82fa1060 r __retguard_1807
-ffffffff82fa1068 r __retguard_1631
-ffffffff82fa1070 r __retguard_2540
-ffffffff82fa1078 r __retguard_373
-ffffffff82fa2000 r __retguard_3147
-ffffffff82fa3000 r __retguard_91
-ffffffff82fa3008 r __retguard_3405
-ffffffff82fa4000 r __retguard_316
+ffffffff82c8e140 r use_bclk_tbl
+ffffffff82c8e2e0 r turn_off_plls_tbl
+ffffffff82c8e370 r clk_req_b_tbl
+ffffffff82c8e490 r enter_baco_tbl
+ffffffff82c8e5b0 r exit_baco_tbl
+ffffffff82c8e6d0 r clean_baco_tbl
+ffffffff82c8f000 r gpio_tbl
+ffffffff82c8f0f0 r enable_fb_req_rej_tbl
+ffffffff82c8f140 r use_bclk_tbl_vg
+ffffffff82c8f200 r turn_off_plls_tbl_vg
+ffffffff82c8f350 r use_bclk_tbl
+ffffffff82c8f440 r turn_off_plls_tbl
+ffffffff82c8f5f0 r clk_req_b_tbl
+ffffffff82c8f710 r enter_baco_tbl
+ffffffff82c8f830 r exit_baco_tbl
+ffffffff82c8f950 r clean_baco_tbl
+ffffffff82c90000 r vega10_fuses_default
+ffffffff82c9f000 r pp_r600_encode_lanes
+ffffffff82ca0000 R pptable_v1_0_funcs
+ffffffff82ca1000 R pptable_funcs
+ffffffff82ca1020 r soft_dummy_pp_table
+ffffffff82ca2000 r smu10_hwmgr_funcs
+ffffffff82ca3000 r smu7_hwmgr_funcs
+ffffffff82ca32f8 r smu7_irq_funcs
+ffffffff82ca3310 r SMU7ThermalPolicy
+ffffffff82ca4000 r GCCACConfig_Polaris10
+ffffffff82ca41b0 r DIDTConfig_Polaris10
+ffffffff82ca4a50 r GCCACConfig_Polaris11
+ffffffff82ca4c00 r DIDTConfig_Polaris11_Kicker
+ffffffff82ca54a0 r DIDTConfig_Polaris11
+ffffffff82ca5d40 r DIDTConfig_Polaris12
+ffffffff82ca65e0 r GCCACConfig_VegaM
+ffffffff82ca6790 r DIDTConfig_VegaM
+ffffffff82ca8000 r smu8_hwmgr_funcs
+ffffffff82ca82f0 r SMU7ThermalPolicy
+ffffffff82ca9000 r smu9_irq_funcs
+ffffffff82caa000 r gpio_tbl_iceland
+ffffffff82caa060 r gpio_tbl
+ffffffff82caa150 r enable_fb_req_rej_tbl
+ffffffff82caa1a0 r use_bclk_tbl
+ffffffff82caa370 r turn_off_plls_tbl
+ffffffff82caa610 r enter_baco_tbl
+ffffffff82caa730 r exit_baco_tbl_iceland
+ffffffff82caa870 r clean_baco_tbl_iceland
+ffffffff82caa890 r exit_baco_tbl
+ffffffff82caa9b0 r clean_baco_tbl
+ffffffff82cab000 r pre_baco_tbl
+ffffffff82cab090 r enter_baco_tbl
+ffffffff82cab2b0 r exit_baco_tbl
+ffffffff82cab520 r clean_baco_tbl
+ffffffff82cac000 r vega10_hwmgr_funcs
+ffffffff82cac2f0 r channel_number
+ffffffff82cac320 r SMU7ThermalWithDelayPolicy
+ffffffff82cad000 r SEDiDtStallCtrlConfig_vega10
+ffffffff82cad110 r SEDiDtStallPatternConfig_vega10
+ffffffff82cad2e0 r SEDiDtWeightConfig_Vega10
+ffffffff82cad3b0 r SEDiDtCtrl1Config_Vega10
+ffffffff82cad440 r SEDiDtCtrl2Config_Vega10
+ffffffff82cad510 r SEDiDtCtrl3Config_vega10
+ffffffff82cad820 r SEDiDtTuningCtrlConfig_Vega10
+ffffffff82cad8b0 r SELCacConfig_Vega10
+ffffffff82cada40 r SEDiDtCtrl0Config_Vega10
+ffffffff82cadd10 r AvfsPSMInitConfig_vega10
+ffffffff82cadd90 r SEEDCStallPatternConfig_Vega10
+ffffffff82cadea0 r SEEDCStallDelayConfig_Vega10
+ffffffff82cadf80 r SEEDCCtrlConfig_Vega10
+ffffffff82cae040 r PSMSEEDCStallPatternConfig_Vega10
+ffffffff82cae0c0 r PSMSEEDCStallDelayConfig_Vega10
+ffffffff82cae1d0 r PSMSEEDCCtrlResetConfig_Vega10
+ffffffff82cae290 r PSMSEEDCCtrlConfig_Vega10
+ffffffff82cae350 r SEEDCForceStallPatternConfig_Vega10
+ffffffff82cae3e0 r SEEDCCtrlForceStallConfig_Vega10
+ffffffff82caf000 R vega10_pptable_funcs
+ffffffff82cb0000 r pre_baco_tbl
+ffffffff82cb0090 r enter_baco_tbl
+ffffffff82cb02b0 r exit_baco_tbl
+ffffffff82cb0520 r clean_baco_tbl
+ffffffff82cb1000 r vega12_hwmgr_funcs
+ffffffff82cb12f0 r SMU7ThermalWithDelayPolicy
+ffffffff82cb1340 r link_width
+ffffffff82cb2000 R vega12_pptable_funcs
+ffffffff82cb3000 r clean_baco_tbl
+ffffffff82cb4000 r vega20_hwmgr_funcs
+ffffffff82cb42f0 r SMU7ThermalWithDelayPolicy
+ffffffff82cb4340 r link_width
+ffffffff82cb5000 R vega20_pptable_funcs
+ffffffff82cb6000 R ci_smu_funcs
+ffffffff82cb60e0 r defaults_hawaii_pro
+ffffffff82cb612c r defaults_hawaii_xt
+ffffffff82cb6178 r defaults_saturn_xt
+ffffffff82cb61c4 r defaults_bonaire_xt
+ffffffff82cb6210 r ci_program_jump_on_start.data
+ffffffff82cb7000 R fiji_smu_funcs
+ffffffff82cb70e0 r avfs_graphics_level
+ffffffff82cb7240 r fiji_power_tune_data_set_array
+ffffffff82cb7246 r fiji_clock_stretch_amount_conversion
+ffffffff82cb7260 r fiji_clock_stretcher_ddt_table
+ffffffff82cb8000 R iceland_smu_funcs
+ffffffff82cb80e0 r defaults_icelandxt
+ffffffff82cb812c r defaults_icelandpro
+ffffffff82cb8178 r defaults_iceland
+ffffffff82cb9000 R polaris10_smu_funcs
+ffffffff82cb90e0 r avfs_graphics_level_polaris10
+ffffffff82cb92a0 r avfs_memory_level_polaris10
+ffffffff82cb92c0 r polaris10_power_tune_data_set_array
+ffffffff82cb9310 r Range_Table
+ffffffff82cba000 R smu10_smu_funcs
+ffffffff82cbb000 r smu7_program_jump_on_start.data
+ffffffff82cbb010 r pwr_virus_table_pre
+ffffffff82cbb680 r pwr_virus_table_post
+ffffffff82cbbf80 r pwr_virus_section1
+ffffffff82cbc610 r pwr_virus_section2
+ffffffff82cbc660 r pwr_virus_section3
+ffffffff82cc3ab0 r pwr_virus_section4
+ffffffff82cc3e80 r pwr_virus_section5
+ffffffff82cc4490 r pwr_virus_section6
+ffffffff82cc6000 R smu8_smu_funcs
+ffffffff82cc7000 R tonga_smu_funcs
+ffffffff82cc70e0 r tonga_power_tune_data_set_array
+ffffffff82cc712c r tonga_clock_stretch_amount_conversion
+ffffffff82cc7140 r tonga_clock_stretcher_ddt_table
+ffffffff82cc8000 R vega10_smu_funcs
+ffffffff82cc9000 R vega12_smu_funcs
+ffffffff82cca000 R vega20_smu_funcs
+ffffffff82ccb000 R vegam_smu_funcs
+ffffffff82ccb0e0 r vegam_power_tune_data_set_array
+ffffffff82ccb130 r Range_Table
+ffffffff82ccc000 R smu_ip_funcs
+ffffffff82ccc0a0 R smu_v11_0_ip_block
+ffffffff82ccc0b8 R smu_v12_0_ip_block
+ffffffff82ccc0d0 R smu_v13_0_ip_block
+ffffffff82ccc0e8 r swsmu_pm_funcs
+ffffffff82ccd000 r arcturus_table_map
+ffffffff82ccd080 r arcturus_pwr_src_map
+ffffffff82ccd090 r arcturus_workload_map
+ffffffff82ccd0d0 r arcturus_ppt_funcs
+ffffffff82ccd4a0 r smu11_thermal_policy
+ffffffff82ccd4f0 r arcturus_i2c_algo
+ffffffff82ccd500 r arcturus_i2c_control_quirks
+ffffffff82ccd510 r arcturus_throttler_map
+ffffffff82ccd530 r arcturus_message_map
+ffffffff82ccdf80 r arcturus_clk_map
+ffffffff82cce040 r arcturus_feature_mask_map
+ffffffff82ccf000 r cyan_skillfish_ppt_funcs
+ffffffff82cd0000 r navi10_ppt_funcs
+ffffffff82cd03d0 r smu11_thermal_policy
+ffffffff82cd0420 r navi10_i2c_algo
+ffffffff82cd0430 r navi10_i2c_control_quirks
+ffffffff82cd0440 r navi1x_throttler_map
+ffffffff82cd0460 r NoDbiPrbs7
+ffffffff82cd1460 r DbiPrbs7
+ffffffff82cd3000 r sienna_cichlid_ppt_funcs
+ffffffff82cd33d0 r smu11_thermal_policy
+ffffffff82cd3420 r sienna_cichlid_i2c_algo
+ffffffff82cd3430 r sienna_cichlid_i2c_control_quirks
+ffffffff82cd3440 r sienna_cichlid_throttler_map
+ffffffff82cd4000 r smu_v11_0_irq_funcs
+ffffffff82cd4010 r link_width
+ffffffff82cd5000 r vangogh_ppt_funcs
+ffffffff82cd53d0 r vangogh_throttler_map
+ffffffff82cd6000 r renoir_ppt_funcs
+ffffffff82cd63d0 r renoir_throttler_map
+ffffffff82cd7000 r aldebaran_clk_map
+ffffffff82cd70c0 r aldebaran_table_map
+ffffffff82cd7140 r aldebaran_ppt_funcs
+ffffffff82cd7510 r smu13_thermal_policy
+ffffffff82cd7560 r aldebaran_i2c_algo
+ffffffff82cd7570 r aldebaran_i2c_control_quirks
+ffffffff82cd7580 r aldebaran_throttler_map
+ffffffff82cd75a0 r aldebaran_message_map
+ffffffff82cd7ff0 r aldebaran_feature_mask_map
+ffffffff82cd9000 r smu_v13_0_irq_funcs
+ffffffff82cd9010 r link_width
+ffffffff82cda000 r smu_v13_0_0_ppt_funcs
+ffffffff82cda3d0 r smu13_thermal_policy
+ffffffff82cda420 r smu_v13_0_0_i2c_algo
+ffffffff82cda430 r smu_v13_0_0_i2c_control_quirks
+ffffffff82cda440 r smu_v13_0_0_throttler_map
+ffffffff82cdb000 r smu_v13_0_4_ppt_funcs
+ffffffff82cdc000 r smu_v13_0_5_ppt_funcs
+ffffffff82cdd000 r smu_v13_0_7_ppt_funcs
+ffffffff82cdd3d0 r smu13_thermal_policy
+ffffffff82cdd420 r smu_v13_0_7_throttler_map
+ffffffff82cde000 r yellow_carp_ppt_funcs
+ffffffff82cdf000 r __smu_message_names
+ffffffff82ce0000 R pchb_ca
+ffffffff82ce1000 R amas_ca
+ffffffff82ce1028 R amas_devices
+ffffffff82ce1040 r amas_feature
+ffffffff82ce2000 R cardslot_ca
+ffffffff82ce3000 R cardbus_ca
+ffffffff82ce4000 R com_cardbus_ca
+ffffffff82ce5000 R xl_cardbus_ca
+ffffffff82ce5030 R xl_cardbus_products
+ffffffff82ce6000 R dc_cardbus_ca
+ffffffff82ce6030 R dc_cardbus_devices
+ffffffff82ce7000 R fxp_cardbus_ca
+ffffffff82ce7028 R fxp_cardbus_devices
+ffffffff82ce8000 R rl_cardbus_devices
+ffffffff82ce8028 R rl_cardbus_ca
+ffffffff82ce9000 R re_cardbus_ca
+ffffffff82ce9028 R re_cardbus_devices
+ffffffff82cea000 R ath_cardbus_ca
+ffffffff82ceb000 R athn_cardbus_ca
+ffffffff82ceb030 r athn_cardbus_devices
+ffffffff82cec000 R atw_cardbus_ca
+ffffffff82cec028 R atw_cardbus_devices
+ffffffff82ced000 R rtw_cardbus_ca
+ffffffff82ced028 R rtw_cardbus_devices
+ffffffff82cee000 R ral_cardbus_ca
+ffffffff82cee030 r ral_cardbus_devices
+ffffffff82cef000 R acx_cardbus_ca
+ffffffff82cef028 r acx_cardbus_devices
+ffffffff82cf0000 R pgt_cardbus_ca
+ffffffff82cf0028 R pgt_cardbus_devices
+ffffffff82cf1000 R ehci_cardbus_ca
+ffffffff82cf2000 R ohci_cardbus_ca
+ffffffff82cf3000 R uhci_cardbus_ca
+ffffffff82cf4000 R malo_cardbus_ca
+ffffffff82cf4028 r malo_cardbus_devices
+ffffffff82cf5000 R bwi_cardbus_ca
+ffffffff82cf5030 r bwi_cardbus_devices
+ffffffff82cf6000 R pcmcia_ca
+ffffffff82cf7000 r pcmcia_parse_cis_tuple.init_cfe
+ffffffff82cf8000 r pcmcia_cis_quirks
+ffffffff82cf9000 R ep_pcmcia_ca
+ffffffff82cfa000 R ne_pcmcia_ca
+ffffffff82cfa030 R ne2000devs
+ffffffff82cfc000 R aic_pcmcia_ca
+ffffffff82cfd000 R com_pcmcia_ca
+ffffffff82cfe000 R wdc_pcmcia_ca
+ffffffff82cff000 R sm_pcmcia_ca
+ffffffff82d00000 R xe_pcmcia_ca
+ffffffff82d01000 R wi_pcmcia_ca
+ffffffff82d01030 r wi_pcmcia_products
+ffffffff82d02000 R malo_pcmcia_ca
+ffffffff82d03000 R an_pcmcia_ca
+ffffffff82d04000 R pcib_ca
+ffffffff82d05000 R amdpcib_ca
+ffffffff82d05028 R amdpcib_devices
+ffffffff82d06000 R tcpcib_ca
+ffffffff82d06028 R tcpcib_devices
+ffffffff82d07000 R aapic_ca
+ffffffff82d08000 R hme_pci_ca
+ffffffff82d08028 r hme_promhdr
+ffffffff82d0802a r hme_promdat
+ffffffff82d09000 R isa_ca
+ffffffff82d0a000 R isadma_ca
+ffffffff82d0b000 R fdc_ca
+ffffffff82d0c000 R fd_ca
+ffffffff82d0d000 R com_isa_ca
+ffffffff82d0e000 R pckbc_isa_ca
+ffffffff82d0f000 R vga_isa_ca
+ffffffff82d10000 R wdc_isa_ca
+ffffffff82d11000 R mpu_midi_hw_if
+ffffffff82d12000 R mpu_isa_ca
+ffffffff82d13000 R pcppi_ca
+ffffffff82d14000 R spkr_ca
+ffffffff82d14030 r pitchtab
+ffffffff82d15000 R lpt_isa_ca
+ffffffff82d16000 R wbsio_ca
+ffffffff82d17000 R schsio_ca
+ffffffff82d18000 R lm_isa_ca
+ffffffff82d18028 R lm_wbsio_ca
+ffffffff82d19000 R it_sensors
+ffffffff82d19110 R it_vrfact
+ffffffff82d19140 R it_fan_regs
+ffffffff82d19160 R it_fan_ext_regs
+ffffffff82d19178 R it_ca
+ffffffff82d1a000 R abitkv_sensors
+ffffffff82d1a200 R abitaa_sensors
+ffffffff82d1a480 R abitav_sensors
+ffffffff82d1a700 R abitas_sensors
+ffffffff82d1a980 R abitax_sensors
+ffffffff82d1abc0 R abitm4_sensors
+ffffffff82d1ae80 R abitan_sensors
+ffffffff82d1b120 R abital_sensors
+ffffffff82d1b3a0 R abitaw_sensors
+ffffffff82d1b700 R abitni_sensors
+ffffffff82d1b9a0 R abitat_sensors
+ffffffff82d1bcc0 R abitan2_sensors
+ffffffff82d1bf60 R abitab_sensors
+ffffffff82d1c220 R abitan3_sensors
+ffffffff82d1c500 R abitaw2_sensors
+ffffffff82d1c860 R abitat2_sensors
+ffffffff82d1cb60 R abitab2_sensors
+ffffffff82d1cea0 R abitin_sensors
+ffffffff82d1d1e0 R uguru_ca
+ffffffff82d1e000 R aps_ca
+ffffffff82d1f000 R wsdisplay_emul_ca
+ffffffff82d1f030 r charClass
+ffffffff82d20000 r usl_syncops
+ffffffff82d21000 R wsevent_filtops
+ffffffff82d22000 R wskbd_ca
+ffffffff82d23000 r latin1_to_upper
+ffffffff82d24000 R wsmouse_ca
+ffffffff82d25000 R cyrillic_to_koi8
+ffffffff82d25060 R unicode_to_latin2
+ffffffff82d250e0 R unicode_to_latin7
+ffffffff82d26000 R wsemul_vt100_ops
+ffffffff82d27000 r decspcgr2uni
+ffffffff82d27100 r dectech2uni
+ffffffff82d27200 r nrctable
+ffffffff82d27320 r nrcovlpos
+ffffffff82d28000 r vt100_fkeys
+ffffffff82d280c0 r vt100_pfkeys
+ffffffff82d280e0 r vt100_numpad
+ffffffff82d29000 R pckbd_ca
+ffffffff82d29028 R pckbd_accessops
+ffffffff82d29040 R pckbd_consops
+ffffffff82d29060 R pckbd_keymapdata
+ffffffff82d29070 R pckbd_xtbl
+ffffffff82d29100 R pckbd_xtbl_ext
+ffffffff82d2a000 r pckbd_keydesc_us
+ffffffff82d2a250 r pckbd_keydesc_de
+ffffffff82d2a2f0 r pckbd_keydesc_de_nodead
+ffffffff82d2a310 r pckbd_keydesc_fr
+ffffffff82d2a3d0 r pckbd_keydesc_fr_dvorak_bepo
+ffffffff82d2a510 r pckbd_keydesc_dk
+ffffffff82d2a5a0 r pckbd_keydesc_dk_nodead
+ffffffff82d2a5b0 r pckbd_keydesc_it
+ffffffff82d2a640 r pckbd_keydesc_uk
+ffffffff82d2a6e0 r pckbd_keydesc_jp
+ffffffff82d2a750 r pckbd_keydesc_sv
+ffffffff82d2a780 r pckbd_keydesc_sv_nodead
+ffffffff82d2a790 r pckbd_keydesc_no
+ffffffff82d2a7c0 r pckbd_keydesc_no_nodead
+ffffffff82d2a7d0 r pckbd_keydesc_us_declk
+ffffffff82d2a860 r pckbd_keydesc_us_dvorak
+ffffffff82d2a900 r pckbd_keydesc_us_colemak
+ffffffff82d2a948 r pckbd_keydesc_swapctrlcaps
+ffffffff82d2a960 r pckbd_keydesc_iopener
+ffffffff82d2a9b0 r pckbd_keydesc_es
+ffffffff82d2aa50 r pckbd_keydesc_be
+ffffffff82d2ab10 r pckbd_keydesc_ru
+ffffffff82d2ac80 r pckbd_keydesc_ua
+ffffffff82d2ae10 r pckbd_keydesc_sg
+ffffffff82d2aec0 r pckbd_keydesc_sg_nodead
+ffffffff82d2aee0 r pckbd_keydesc_sf
+ffffffff82d2af00 r pckbd_keydesc_pt
+ffffffff82d2af90 r pckbd_keydesc_lt
+ffffffff82d2b070 r pckbd_keydesc_la
+ffffffff82d2b100 r pckbd_keydesc_br
+ffffffff82d2b180 r pckbd_keydesc_tr
+ffffffff82d2b230 r pckbd_keydesc_tr_nodead
+ffffffff82d2b250 r pckbd_keydesc_pl
+ffffffff82d2b2b0 r pckbd_keydesc_hu
+ffffffff82d2b3c0 r pckbd_keydesc_si
+ffffffff82d2b4d0 r pckbd_keydesc_cf
+ffffffff82d2b5a0 r pckbd_keydesc_cf_nodead
+ffffffff82d2b5c0 r pckbd_keydesc_lv
+ffffffff82d2b640 r pckbd_keydesc_nl
+ffffffff82d2b720 r pckbd_keydesc_nl_nodead
+ffffffff82d2b740 r pckbd_keydesc_is
+ffffffff82d2b7cc r pckbd_keydesc_is_nodead
+ffffffff82d2b7e0 r pckbd_keydesc_ee
+ffffffff82d2b890 r pckbd_keydesc_ee_nodead
+ffffffff82d2b8b0 R pckbd_keydesctab
+ffffffff82d2c000 R pms_ca
+ffffffff82d2c028 R pms_accessops
+ffffffff82d2c040 R pms_sec_accessops
+ffffffff82d2c060 R pms_protocols
+ffffffff82d2c1e0 r alps_models
+ffffffff82d2d000 R skgpio_led_offset
+ffffffff82d2d008 R skgpio_ca
+ffffffff82d2e000 R hidkbd_trtab
+ffffffff82d2e100 r apple_fn_trans
+ffffffff82d2e120 r apple_tb_trans
+ffffffff82d2e140 r apple_mba_trans
+ffffffff82d2f000 r hidcc_attach_wskbd.accessops
+ffffffff82d2f020 r hidcc_keysyms
+ffffffff82d30000 R usb_ca
+ffffffff82d31000 R usb_known_products
+ffffffff82d3cf70 R usb_known_vendors
+ffffffff82d3f780 R usbd_error_strs
+ffffffff82d40000 R usb_quirks
+ffffffff82d40390 R usb_dev_quirks
+ffffffff82d40398 R usbd_no_quirk
+ffffffff82d41000 R uhub_ca
+ffffffff82d41028 R uhub_uhub_ca
+ffffffff82d42000 R uaudio_ca
+ffffffff82d42028 R uaudio_hw_if
+ffffffff82d420e0 R uaudio_rates
+ffffffff82d42120 r uaudio_clkname.names
+ffffffff82d42140 r uaudio_feature_addent.features
+ffffffff82d43000 R uvideo_ca
+ffffffff82d43028 R uvideo_hw_if
+ffffffff82d43100 R uvideo_devs
+ffffffff82d44000 r utvfu_select_norm.pal
+ffffffff82d44040 r utvfu_select_norm.ntsc
+ffffffff82d44080 r utvfu_setup_capture.setup
+ffffffff82d44180 r utvfu_audio_start_chip.setup
+ffffffff82d441c8 r utvfu_audio_stop_chip.setup
+ffffffff82d441d8 R utvfu_ca
+ffffffff82d44200 R utvfu_vid_hw_if
+ffffffff82d442d0 R utvfu_au_hw_if
+ffffffff82d45000 R udl_ca
+ffffffff82d45030 r udl_devs
+ffffffff82d450b0 r udl_modes
+ffffffff82d46000 R umidi_hw_if
+ffffffff82d46030 R umidi_ca
+ffffffff82d46060 r umidi_evlen
+ffffffff82d46080 r packet_length
+ffffffff82d47000 r quirk_name
+ffffffff82d48000 R ucom_ca
+ffffffff82d49000 R ugen_ca
+ffffffff82d49028 R ugenread_intr_filtops
+ffffffff82d49058 R ugenread_isoc_filtops
+ffffffff82d4a000 R uhidev_ca
+ffffffff82d4a030 r uhid_graphire_report_descr
+ffffffff82d4a0b0 r uhid_graphire3_4x5_report_descr
+ffffffff82d4a160 r uhid_xb360gp_report_descr
+ffffffff82d4a210 r uhid_xbonegp_report_descr
+ffffffff82d4b000 R uhid_ca
+ffffffff82d4b028 R uhidread_filtops
+ffffffff82d4c000 R fido_ca
+ffffffff82d4d000 R ujoy_ca
+ffffffff82d4e000 r ukbd_keydesc_us
+ffffffff82d4e290 r ukbd_keydesc_de
+ffffffff82d4e340 r ukbd_keydesc_de_nodead
+ffffffff82d4e360 r ukbd_keydesc_fr
+ffffffff82d4e420 r ukbd_keydesc_fr_apple
+ffffffff82d4e560 r ukbd_keydesc_fr_dvorak_bepo
+ffffffff82d4e6a0 r ukbd_keydesc_dk
+ffffffff82d4e740 r ukbd_keydesc_dk_nodead
+ffffffff82d4e750 r ukbd_keydesc_it
+ffffffff82d4e7f0 r ukbd_keydesc_uk
+ffffffff82d4e8a0 r ukbd_keydesc_jp
+ffffffff82d4e910 r ukbd_keydesc_sv
+ffffffff82d4e940 r ukbd_keydesc_sv_nodead
+ffffffff82d4e950 r ukbd_keydesc_no
+ffffffff82d4e980 r ukbd_keydesc_no_nodead
+ffffffff82d4e990 r ukbd_keydesc_us_dvorak
+ffffffff82d4ea30 r ukbd_keydesc_us_colemak
+ffffffff82d4ea78 r ukbd_keydesc_swapctrlcaps
+ffffffff82d4ea90 r ukbd_keydesc_iopener
+ffffffff82d4eae0 r ukbd_keydesc_es
+ffffffff82d4eb80 r ukbd_keydesc_be
+ffffffff82d4ec40 r ukbd_keydesc_ru
+ffffffff82d4edb0 r ukbd_keydesc_ua
+ffffffff82d4ef50 r ukbd_keydesc_sg
+ffffffff82d4f010 r ukbd_keydesc_sg_nodead
+ffffffff82d4f030 r ukbd_keydesc_sf
+ffffffff82d4f050 r ukbd_keydesc_pt
+ffffffff82d4f0e0 r ukbd_keydesc_pt_apple
+ffffffff82d4f100 r ukbd_keydesc_lt
+ffffffff82d4f1e0 r ukbd_keydesc_la
+ffffffff82d4f280 r ukbd_keydesc_br
+ffffffff82d4f310 r ukbd_keydesc_tr
+ffffffff82d4f3d0 r ukbd_keydesc_tr_nodead
+ffffffff82d4f3f0 r ukbd_keydesc_pl
+ffffffff82d4f450 r ukbd_keydesc_hu
+ffffffff82d4f560 r ukbd_keydesc_si
+ffffffff82d4f680 r ukbd_keydesc_cf
+ffffffff82d4f760 r ukbd_keydesc_cf_nodead
+ffffffff82d4f780 r ukbd_keydesc_lv
+ffffffff82d4f800 r ukbd_keydesc_nl
+ffffffff82d4f8e0 r ukbd_keydesc_nl_nodead
+ffffffff82d4f900 r ukbd_keydesc_is
+ffffffff82d4f994 r ukbd_keydesc_is_nodead
+ffffffff82d4f9a0 r ukbd_keydesc_ee
+ffffffff82d4fa50 r ukbd_keydesc_ee_nodead
+ffffffff82d4fa70 R ukbd_keydesctab
+ffffffff82d50000 R ukbd_countrylayout
+ffffffff82d50090 R ukbd_consops
+ffffffff82d500b0 R ukbd_accessops
+ffffffff82d500c8 R ukbd_ca
+ffffffff82d51000 R ums_accessops
+ffffffff82d51018 R ums_ca
+ffffffff82d52000 R umt_accessops
+ffffffff82d52018 R umt_ca
+ffffffff82d53000 R uts_devs
+ffffffff82d53010 R uts_accessops
+ffffffff82d53028 R uts_ca
+ffffffff82d54000 R ubcmtp_accessops
+ffffffff82d54018 R ubcmtp_ca
+ffffffff82d54040 r ubcmtp_devices
+ffffffff82d55000 R ucycom_methods
+ffffffff82d55040 R ucycom_devs
+ffffffff82d55050 R ucycom_ca
+ffffffff82d56000 R uslhcom_methods
+ffffffff82d56040 R uslhcom_ca
+ffffffff82d56068 r uslhcom_devs
+ffffffff82d57000 R ulpt_ca
+ffffffff82d58000 R umass_ca
+ffffffff82d58028 R umass_bbb_methods
+ffffffff82d58040 R umass_cbi_methods
+ffffffff82d59000 R umass_quirks
+ffffffff82d5a000 R umass_scsi_switch
+ffffffff82d5b000 R uthum_devs
+ffffffff82d5b008 R uthum_ca
+ffffffff82d5b030 r uthum_sensor_type_s
+ffffffff82d5c000 R ugold_devs
+ffffffff82d5c010 R ugold_ca
+ffffffff82d5d000 R utrh_devs
+ffffffff82d5d008 R utrh_ca
+ffffffff82d5e000 R uoakrh_devs
+ffffffff82d5e008 R uoakrh_ca
+ffffffff82d5e030 R uoakrh_methods
+ffffffff82d5f000 R uoaklux_devs
+ffffffff82d5f008 R uoaklux_ca
+ffffffff82d5f030 R uoaklux_methods
+ffffffff82d60000 R uoakv_devs
+ffffffff82d60008 R uoakv_ca
+ffffffff82d60030 R uoakv_methods
+ffffffff82d61000 R uonerng_ca
+ffffffff82d62000 R urng_ca
+ffffffff82d62030 r urng_devs
+ffffffff82d63000 R udcf_ca
+ffffffff82d63028 r udcf_devs
+ffffffff82d64000 R umbg_ca
+ffffffff82d65000 R uvisor_methods
+ffffffff82d65040 R uvisor_ca
+ffffffff82d65070 r uvisor_devs
+ffffffff82d66000 R udsbr_hw_if
+ffffffff82d66028 R udsbr_ca
+ffffffff82d67000 R utwitch_devs
+ffffffff82d67008 R utwitch_ca
+ffffffff82d68000 R aue_devs
+ffffffff82d681b0 R aue_ca
+ffffffff82d69000 R axe_devs
+ffffffff82d690d0 R axe_ca
+ffffffff82d6a000 R axen_devs
+ffffffff82d6a020 R axen_ca
+ffffffff82d6b000 R smsc_ca
+ffffffff82d6b030 r smsc_devs
+ffffffff82d6c000 R cue_ca
+ffffffff82d6d000 R kue_devs
+ffffffff82d6d088 R kue_ca
+ffffffff82d6e000 R cdce_devs
+ffffffff82d6e0a0 R cdce_ca
+ffffffff82d6f000 R urndis_ca
+ffffffff82d6f030 R urndis_class
+ffffffff82d70000 R mos_devs
+ffffffff82d70018 R mos_ca
+ffffffff82d71000 R mue_devs
+ffffffff82d71020 R mue_ca
+ffffffff82d72000 R udav_ca
+ffffffff82d72030 r udav_devs
+ffffffff82d73000 R upl_ca
+ffffffff82d74000 R ugl_ca
+ffffffff82d75000 R url_ca
+ffffffff82d75030 r url_devs
+ffffffff82d76000 R ure_devs
+ffffffff82d760f0 R ure_ca
+ffffffff82d77000 R uaq_devs
+ffffffff82d77018 R uaq_ca
+ffffffff82d78000 R umodem_methods
+ffffffff82d78040 R umodem_ca
+ffffffff82d79000 R uftdi_methods
+ffffffff82d79040 R uftdi_ca
+ffffffff82d79070 r uftdi_devs
+ffffffff82d7a000 R uplcom_methods
+ffffffff82d7a040 R uplcom_ca
+ffffffff82d7a070 r uplcom_devs
+ffffffff82d7b000 R umct_methods
+ffffffff82d7b040 R umct_ca
+ffffffff82d7b070 r umct_devs
+ffffffff82d7c000 R uvscom_methods
+ffffffff82d7c040 R uvscom_ca
+ffffffff82d7c070 r uvscom_devs
+ffffffff82d7d000 R ubsa_methods
+ffffffff82d7d040 R ubsa_devs
+ffffffff82d7d060 R ubsa_ca
+ffffffff82d7e000 R ukspan_ca
+ffffffff82d7e028 r ukspan_devs
+ffffffff82d7e030 r ukspan_methods
+ffffffff82d7f000 R uslcom_methods
+ffffffff82d7f040 R uslcom_ca
+ffffffff82d7f070 r uslcom_devs
+ffffffff82d80000 R uark_methods
+ffffffff82d80040 R uark_ca
+ffffffff82d80068 r uark_devs
+ffffffff82d81000 R moscom_methods
+ffffffff82d81040 R moscom_ca
+ffffffff82d81068 r moscom_devs
+ffffffff82d82000 R umcs_methods
+ffffffff82d82040 R umcs_devs
+ffffffff82d82050 R umcs_ca
+ffffffff82d83000 R uscom_methods
+ffffffff82d83040 R uscom_ca
+ffffffff82d83068 r uscom_devs
+ffffffff82d84000 R ucrcom_methods
+ffffffff82d84040 R ucrcom_ca
+ffffffff82d85000 R uxrcom_methods
+ffffffff82d85040 R uxrcom_ca
+ffffffff82d85068 r uxrcom_devs
+ffffffff82d86000 R uipaq_methods
+ffffffff82d86040 R uipaq_ca
+ffffffff82d86070 r uipaq_devs
+ffffffff82d87000 R umsm_methods
+ffffffff82d87040 R umsm_ca
+ffffffff82d87070 r umsm_devs
+ffffffff82d88000 R uchcom_methods
+ffffffff82d88040 R uchcom_ca
+ffffffff82d88068 r uchcom_devs
+ffffffff82d88080 r dividers
+ffffffff82d89000 R uticom_methods
+ffffffff82d89040 R uticom_ca
+ffffffff82d89070 r uticom_devs
+ffffffff82d8a000 R wi_usb_devs
+ffffffff82d8a0f0 R wi_usb_ca
+ffffffff82d8b000 R atu_ca
+ffffffff82d8c000 R ural_ca
+ffffffff82d8c030 r ural_devs
+ffffffff82d8c0a0 r ural_rf2522_r2
+ffffffff82d8c0e0 r ural_rf2524_r2
+ffffffff82d8c120 r ural_rf2525_hi_r2
+ffffffff82d8c160 r ural_rf2525_r2
+ffffffff82d8c1a0 r ural_rf2525e_r2
+ffffffff82d8c1e0 r ural_rf2526_hi_r2
+ffffffff82d8c220 r ural_rf2526_r2
+ffffffff82d8c260 r ural_def_bbp
+ffffffff82d8c2a0 r ural_def_mac
+ffffffff82d8d000 R rum_ca
+ffffffff82d8d030 r rum_devs
+ffffffff82d8d110 r rum_rf5225
+ffffffff82d8d460 r rum_rf5226
+ffffffff82d8d7b0 r rum_def_bbp
+ffffffff82d8d7f0 r rum_def_mac
+ffffffff82d8e000 R run_ca
+ffffffff82d8e030 r run_devs
+ffffffff82d8e430 r rt2860_rf2850
+ffffffff82d8e860 r rt2860_rates
+ffffffff82d8e920 r rt5592_freqs_40mhz
+ffffffff82d8ea60 r rt5592_freqs_20mhz
+ffffffff82d8eba0 r rt5592_2ghz_def_rf
+ffffffff82d8ebe0 r rt5592_chan_5ghz
+ffffffff82d8ee30 r rt5592_def_bbp
+ffffffff82d8ee70 r rt5592_bbp_r196
+ffffffff82d8eed0 r rt5390_def_bbp
+ffffffff82d8ef00 r rt3572_def_rf
+ffffffff82d8ef40 r rt3070_def_rf
+ffffffff82d8ef70 r rt3593_def_rf
+ffffffff82d8efb0 r rt5592_def_rf
+ffffffff82d8efe0 r rt5392_def_rf
+ffffffff82d8f060 r rt5390_def_rf
+ffffffff82d8f0e0 r rt2870_def_mac
+ffffffff82d90000 R mtw_ca
+ffffffff82d90030 r mtw_devs
+ffffffff82d90070 r rt2860_rates
+ffffffff82d90130 r mt7601_rf_chan
+ffffffff82d901a0 r mt7601_def_bbp
+ffffffff82d902d0 r mt7601_rf_bank0
+ffffffff82d90330 r mt7601_rf_bank4
+ffffffff82d903b0 r mt7601_rf_bank5
+ffffffff82d90430 r mt7601_def_mac
+ffffffff82d91000 R zyd_ca
+ffffffff82d91030 r zyd_devs
+ffffffff82d911b0 r zyd_rfmd_init.phyini
+ffffffff82d912e0 r zyd_rfmd_init.rfini
+ffffffff82d91330 r zyd_rfmd_set_channel.rfprog
+ffffffff82d913a0 r zyd_al2230_init.phyini
+ffffffff82d91480 r zyd_al2230_init.rfini
+ffffffff82d914e0 r zyd_al2230_init_b.phyini
+ffffffff82d915d0 r zyd_al2230_init_b.rfini
+ffffffff82d91620 r zyd_al2230_set_channel.rfprog
+ffffffff82d916d0 r zyd_al7230B_init.phyini_1
+ffffffff82d917b0 r zyd_al7230B_init.rfini_1
+ffffffff82d917f0 r zyd_al7230B_set_channel.rfprog
+ffffffff82d91860 r zyd_al7230B_set_channel.rfsc
+ffffffff82d91890 r zyd_al2210_init.phyini
+ffffffff82d918f0 r zyd_al2210_init.rfini
+ffffffff82d91920 r zyd_al2210_set_channel.rfprog
+ffffffff82d91960 r zyd_gct_init.phyini
+ffffffff82d919b0 r zyd_gct_init.rfini
+ffffffff82d91a50 r zyd_gct_set_channel.rfprog
+ffffffff82d91a90 r zyd_maxim_set_channel.phyini
+ffffffff82d91ba0 r zyd_maxim_set_channel.rfini
+ffffffff82d91be0 r zyd_maxim_set_channel.rfprog
+ffffffff82d91c50 r zyd_maxim2_set_channel.phyini
+ffffffff82d91d70 r zyd_maxim2_set_channel.rfini
+ffffffff82d91db0 r zyd_maxim2_set_channel.rfprog
+ffffffff82d91e20 r zyd_rf_name.zyd_rfs
+ffffffff82d91ea0 r zyd_def_phyB
+ffffffff82d920d0 r zyd_def_phy
+ffffffff82d93000 R upgt_ca
+ffffffff82d93028 r upgt_devs_1
+ffffffff82d93030 r upgt_devs_2
+ffffffff82d94000 R urtw_ca
+ffffffff82d94030 r urtw_devs
+ffffffff82d94090 r urtw_ratetable
+ffffffff82d940f0 r urtw_8225_gain
+ffffffff82d94110 r urtw_8225_txpwr_cck_ch14
+ffffffff82d94140 r urtw_8225_txpwr_cck
+ffffffff82d94170 r urtw_8225_tx_gain_cck_ofdm
+ffffffff82d94176 r urtw_8225_txpwr_ofdm
+ffffffff82d94180 r urtw_8225_rf_part1
+ffffffff82d94200 r urtw_8225_rxgain
+ffffffff82d942c0 r urtw_8225_agc
+ffffffff82d94340 r urtw_8225_rf_part2
+ffffffff82d94470 r urtw_8225_rf_part3
+ffffffff82d94550 r urtw_8225_channel
+ffffffff82d9458c r urtw_8225_threshold
+ffffffff82d945a0 r urtw_8225v2_gain_bg
+ffffffff82d945c0 r urtw_8225v2_tx_gain_cck_ofdm
+ffffffff82d945f0 r urtw_8225v2_rf_part1
+ffffffff82d94670 r urtw_8225v2_rxgain
+ffffffff82d94730 r urtw_8225v2_rf_part2
+ffffffff82d94870 r urtw_8225v2_rf_part3
+ffffffff82d94970 r urtw_8187b_regtbl
+ffffffff82d94a90 r urtw_8225v2_b_rf
+ffffffff82d94b20 r urtw_8225v2_agc
+ffffffff82d94ba0 r urtw_8225v2_ofdm
+ffffffff82d95000 R urtwn_ca
+ffffffff82d95030 r urtwn_devs
+ffffffff82d95340 r rtl8188eu_mac
+ffffffff82d954b0 r rtl8188ftv_mac
+ffffffff82d95650 r rtl8192eu_mac
+ffffffff82d957f0 r rtl8192cu_mac
+ffffffff82d95948 r rtl8188eu_bb_prog
+ffffffff82d95970 r rtl8188ftv_bb_prog
+ffffffff82d95998 r rtl8192eu_bb_prog
+ffffffff82d959c0 r rtl8188ce_bb_prog
+ffffffff82d959e8 r rtl8188ru_bb_prog
+ffffffff82d95a10 r rtl8188cu_bb_prog
+ffffffff82d95a38 r rtl8192ce_bb_prog
+ffffffff82d95a60 r rtl8192cu_bb_prog
+ffffffff82d95a90 r rtl8188eu_bb_regs
+ffffffff82d95c10 r rtl8188eu_bb_vals
+ffffffff82d95f10 r rtl8188eu_agc_vals
+ffffffff82d96110 r rtl8188ftv_bb_regs
+ffffffff82d962b0 r rtl8188ftv_bb_vals
+ffffffff82d965f0 r rtl8188ftv_agc_vals
+ffffffff82d966f0 r rtl8192e_bb_regs
+ffffffff82d96890 r rtl8192e_bb_vals
+ffffffff82d96bd0 r rtl8192eu_agc_vals
+ffffffff82d96dd0 r rtl8192ce_bb_regs
+ffffffff82d96f50 r rtl8188ce_bb_vals
+ffffffff82d97240 r rtl8188ce_agc_vals
+ffffffff82d974c0 r rtl8188ru_bb_regs
+ffffffff82d97640 r rtl8188ru_bb_vals
+ffffffff82d97940 r rtl8188ru_agc_vals
+ffffffff82d97bc0 r rtl8188cu_bb_vals
+ffffffff82d97eb0 r rtl8192ce_bb_vals
+ffffffff82d981a0 r rtl8192ce_agc_vals
+ffffffff82d98420 r rtl8192cu_bb_vals
+ffffffff82d99000 R rsu_ca
+ffffffff82d99030 r rsu_devs
+ffffffff82d990c8 r rsu_devs_noht
+ffffffff82d990d0 r rsu_qid2idx_4ep
+ffffffff82d990da r rsu_qid2idx_6ep
+ffffffff82d990e4 r rsu_qid2idx_11ep
+ffffffff82d990ee r r92s_epaddr
+ffffffff82d9a000 R otus_ca
+ffffffff82d9a030 r otus_devs
+ffffffff82d9a090 r ar_chans
+ffffffff82d9a0c0 r otus_rates
+ffffffff82d9a0e0 r ar5416_phy_regs
+ffffffff82d9a380 r ar5416_phy_vals_2ghz_20mhz
+ffffffff82d9a8b0 r ar5416_phy_vals_5ghz_20mhz
+ffffffff82d9ade0 r ar5416_banks_vals_5ghz
+ffffffff82d9aef0 r ar5416_banks_vals_2ghz
+ffffffff82d9b000 r ar5416_banks_regs
+ffffffff82d9c000 R umb_regstates
+ffffffff82d9c080 R umb_dataclasses
+ffffffff82d9c190 R umb_simstate
+ffffffff82d9c210 R umb_messages
+ffffffff82d9c2b0 R umb_status
+ffffffff82d9c570 R umb_cids
+ffffffff82d9c6e0 R umb_pktstate
+ffffffff82d9c740 R umb_actstate
+ffffffff82d9c7a0 R umb_error
+ffffffff82d9c830 R umb_pintype
+ffffffff82d9c960 R umb_istate
+ffffffff82d9c9f0 R umb_ca
+ffffffff82d9ca20 R umb_quirks
+ffffffff82d9d000 R uath_ca
+ffffffff82d9d030 r uath_devs
+ffffffff82d9e000 R athn_usb_ca
+ffffffff82d9e030 r athn_usb_devs
+ffffffff82d9f000 R uow_ca
+ffffffff82d9f028 r uow_devs
+ffffffff82da0000 R uberry_devices
+ffffffff82da0008 R uberry_ca
+ffffffff82da1000 R upd_ca
+ffffffff82da2000 R uwacom_devs
+ffffffff82da2010 R uwacom_ca
+ffffffff82da2038 R uwacom_accessops
+ffffffff82da3000 R bwfm_usb_ca
+ffffffff82da3030 r bwfm_usbdevs
+ffffffff82da4000 R umstc_ca
+ffffffff82da4028 r umstc_devs
+ffffffff82da5000 R uhidpp_ca
+ffffffff82da5028 r uhidpp_devs
+ffffffff82da6000 R ucc_ca
+ffffffff82da7000 R iic_ca
+ffffffff82da8000 r probes
+ffffffff82da9000 R lmtemp_ca
+ffffffff82daa000 R lmn_ca
+ffffffff82dab000 R lmenv_ca
+ffffffff82dac000 R maxtmp_ca
+ffffffff82dad000 R adc_ca
+ffffffff82dae000 R admtemp_ca
+ffffffff82daf000 R admlc_ca
+ffffffff82db0000 R admtm_ca
+ffffffff82db1000 R admtmp_ca
+ffffffff82db2000 R admtt_ca
+ffffffff82db3000 R maxds_ca
+ffffffff82db4000 R adt_ca
+ffffffff82db5000 R lm_i2c_ca
+ffffffff82db6000 R admcts_ca
+ffffffff82db7000 R wbng_ca
+ffffffff82db8000 R nvt_ca
+ffffffff82db8030 r nvt_volt_desc
+ffffffff82db9000 R adl_ca
+ffffffff82dba000 R andl_ca
+ffffffff82dba030 r andl_temp
+ffffffff82dbb000 R spdmem_iic_ca
+ffffffff82dbc000 R sdtemp_ca
+ffffffff82dbd000 R lisa_ca
+ffffffff82dbe000 R ihidev_ca
+ffffffff82dbf000 R ikbd_consops
+ffffffff82dbf020 R ikbd_accessops
+ffffffff82dbf038 R ikbd_ca
+ffffffff82dc0000 R ims_accessops
+ffffffff82dc0018 R ims_ca
+ffffffff82dc1000 R imt_accessops
+ffffffff82dc1018 R imt_ca
+ffffffff82dc2000 R iatp_accessops
+ffffffff82dc2018 R iatp_ca
+ffffffff82dc2040 r mxt_t19_button_map_devs
+ffffffff82dc3000 R bgw_ca
+ffffffff82dc4000 R icc_ca
+ffffffff82dc5000 R gpio_ca
+ffffffff82dc6000 r sbtn_pnp
+ffffffff82dc6108 R acpiread_filtops
+ffffffff82dc7000 R hext
+ffffffff82dc9000 R acpitimer_ca
+ffffffff82dca000 R acpiac_ca
+ffffffff82dcb000 R acpibat_ca
+ffffffff82dcc000 R acpibtn_ca
+ffffffff82dcd000 R acpicmos_ca
+ffffffff82dce000 R acpicpu_ca
+ffffffff82dcf000 R acpihpet_ca
+ffffffff82dd0000 R acpiec_ca
+ffffffff82dd1000 R acpitz_ca
+ffffffff82dd2000 R acpimadt_ca
+ffffffff82dd3000 R acpimcfg_ca
+ffffffff82dd4000 R acpiprt_ca
+ffffffff82dd5000 R acpidmar_ca
+ffffffff82dd6000 R acpidock_ca
+ffffffff82dd7000 R abl_ca
+ffffffff82dd8000 R asmc_ca
+ffffffff82dd8030 r asmc_prods
+ffffffff82dd96c0 r asmc_temp_desc
+ffffffff82dd9c60 r asmc_fan_loc
+ffffffff82dd9cf0 r asmc_light_desc
+ffffffff82dda000 R acpiasus_ca
+ffffffff82ddb000 R acpithinkpad_ca
+ffffffff82ddc000 R acpitoshiba_ca
+ffffffff82ddd000 R acpisony_ca
+ffffffff82dde000 R acpivideo_ca
+ffffffff82ddf000 R acpivout_ca
+ffffffff82de0000 R acpipwrres_ca
+ffffffff82de1000 R aibs_ca
+ffffffff82de2000 R aplgpio_ca
+ffffffff82de3000 R bytgpio_ca
+ffffffff82de3030 R byt_score_pins
+ffffffff82de31d0 R byt_ncore_pins
+ffffffff82de3240 R byt_sus_pins
+ffffffff82de4000 R chvgpio_ca
+ffffffff82de4030 R chv_southwest_pins
+ffffffff82de4050 R chv_north_pins
+ffffffff82de4068 R chv_east_pins
+ffffffff82de4080 R chv_southeast_pins
+ffffffff82de5000 R glkgpio_ca
+ffffffff82de6000 R pchgpio_ca
+ffffffff82de6030 R spt_lp_groups
+ffffffff82de6068 R spt_lp_device
+ffffffff82de6080 R spt_h_groups
+ffffffff82de60c8 R spt_h_device
+ffffffff82de60e0 R cnl_h_groups
+ffffffff82de6138 R cnl_h_device
+ffffffff82de6150 R cnl_lp_groups
+ffffffff82de6190 R cnl_lp_device
+ffffffff82de61b0 R tgl_lp_groups
+ffffffff82de6208 R tgl_lp_device
+ffffffff82de6220 R tgl_h_groups
+ffffffff82de6288 R tgl_h_device
+ffffffff82de7000 R tipmic_ca
+ffffffff82de8000 R ccpmic_ca
+ffffffff82de9000 R com_acpi_ca
+ffffffff82dea000 R sdhc_acpi_ca
+ffffffff82deb000 R dwiic_acpi_ca
+ffffffff82dec000 R acpicbkbd_ca
+ffffffff82ded000 R acpials_ca
+ffffffff82dee000 R tpm_devs
+ffffffff82dee148 R tpm_ca
+ffffffff82def000 R acpihve_ca
+ffffffff82df0000 R acpisbs_battery_checks
+ffffffff82df0420 R acpisbs_ca
+ffffffff82df1000 R acpisurface_ca
+ffffffff82df2000 R ipmi_acpi_ca
+ffffffff82df3000 R amdgpio_ca
+ffffffff82df4000 R acpihid_ca
+ffffffff82df4030 r acpihid_dsm_funcs
+ffffffff82df5000 R iosf_acpi_ca
+ffffffff82df6000 R acpi_ca
+ffffffff82df7000 ? acpi_real_mode_resume
+ffffffff82df72fb R acpi_resume_end
+ffffffff82df72fb R acpi_tramp_data_start
+ffffffff82df74a8 R acpi_tramp_data_end
+ffffffff82df8000 R acpipci_ca
+ffffffff82df9000 R efi_ca
+ffffffff82dfa000 R vmm_ca
+ffffffff82dfb000 R vmm_kp_contig
+ffffffff82dfb030 R vmm_vmx_sreg_vmcs_fields
+ffffffff82dfc000 R sdmmc_ca
+ffffffff82dfd000 R switch_group0_functions
+ffffffff82dfd050 R sdmmc_mmc_timings
+ffffffff82dfe000 R sdmmc_switch
+ffffffff82dff000 R bwfm_sdio_ca
+ffffffff82e00000 R onewire_ca
+ffffffff82e01000 r crc8_table
+ffffffff82e01100 r crc16_table_high
+ffffffff82e01200 r crc16_table_low
+ffffffff82e02000 R owid_ca
+ffffffff82e02028 r owid_fams
+ffffffff82e03000 R owsbm_ca
+ffffffff82e03028 r owsbm_fams
+ffffffff82e04000 R owtemp_ca
+ffffffff82e04028 r owtemp_fams
+ffffffff82e05000 R owctr_ca
+ffffffff82e05028 r owctr_fams
+ffffffff82e06000 R textraloc
+ffffffff82e07000 R ostype
+ffffffff82e07008 R osrelease
+ffffffff82e07010 R osversion
+ffffffff82e07040 R sccs
+ffffffff82e070b0 R version
+ffffffff82e08000 A __nofault_start
+ffffffff82e08018 A __nofault_end
+ffffffff82e09000 R codepatch_begin
+ffffffff82e11000 R codepatch_end
+ffffffff82e11000 c XUsyscall_meltdown
+ffffffff82e113fa c doreti_iret_meltdown
+ffffffff82e12000 c Xalltraps
+ffffffff82e13000 A __retguard_start
+ffffffff82e13000 r __retguard_366
+ffffffff82e13008 r __retguard_1072
+ffffffff82e13010 r __retguard_1444
+ffffffff82e13018 r __retguard_3081
+ffffffff82e13020 r __retguard_3384
+ffffffff82e13028 r __retguard_297
+ffffffff82e14000 r __retguard_2535
+ffffffff82e14008 r __retguard_2245
+ffffffff82e14010 r __retguard_1236
+ffffffff82e14018 r __retguard_2615
+ffffffff82e14020 r __retguard_3871
+ffffffff82e14028 r __retguard_1394
+ffffffff82e14030 r __retguard_659
+ffffffff82e14038 r __retguard_871
+ffffffff82e14040 r __retguard_1529
+ffffffff82e14048 r __retguard_1839
+ffffffff82e14050 r __retguard_357
+ffffffff82e14058 r __retguard_2628
+ffffffff82e14060 r __retguard_1353
+ffffffff82e14068 r __retguard_2076
+ffffffff82e14070 r __retguard_3529
+ffffffff82e14078 r __retguard_467
+ffffffff82e14080 r __retguard_3446
+ffffffff82e14088 r __retguard_2512
+ffffffff82e14090 r __retguard_3410
+ffffffff82e14098 r __retguard_220
+ffffffff82e140a0 r __retguard_3174
+ffffffff82e140a8 r __retguard_2506
+ffffffff82e140b0 r __retguard_3229
+ffffffff82e140b8 r __retguard_1874
+ffffffff82e140c0 r __retguard_98
+ffffffff82e140c8 r __retguard_3572
+ffffffff82e140d0 r __retguard_108
+ffffffff82e140d8 r __retguard_655
+ffffffff82e140e0 r __retguard_3747
+ffffffff82e140e8 r __retguard_1881
+ffffffff82e140f0 r __retguard_804
+ffffffff82e140f8 r __retguard_271
+ffffffff82e14100 r __retguard_2625
+ffffffff82e14108 r __retguard_1207
+ffffffff82e14110 r __retguard_2891
+ffffffff82e14118 r __retguard_2980
+ffffffff82e14120 r __retguard_1216
+ffffffff82e14128 r __retguard_3117
+ffffffff82e14130 r __retguard_39
+ffffffff82e14138 r __retguard_2582
+ffffffff82e14140 r __retguard_1091
+ffffffff82e14148 r __retguard_3783
+ffffffff82e14150 r __retguard_1243
+ffffffff82e14158 r __retguard_2078
+ffffffff82e14160 r __retguard_81
+ffffffff82e14168 r __retguard_3221
+ffffffff82e14170 r __retguard_191
+ffffffff82e14178 r __retguard_1454
+ffffffff82e14180 r __retguard_2657
+ffffffff82e14188 r __retguard_1824
+ffffffff82e14190 r __retguard_1770
+ffffffff82e14198 r __retguard_1171
+ffffffff82e141a0 r __retguard_3841
+ffffffff82e141a8 r __retguard_3974
+ffffffff82e141b0 r __retguard_1232
+ffffffff82e141b8 r __retguard_2128
+ffffffff82e141c0 r __retguard_2171
+ffffffff82e141c8 r __retguard_3902
+ffffffff82e141d0 r __retguard_227
+ffffffff82e15000 r __retguard_2921
+ffffffff82e15008 r __retguard_2335
+ffffffff82e15010 r __retguard_2310
+ffffffff82e15018 r __retguard_1300
+ffffffff82e15020 r __retguard_769
+ffffffff82e15028 r __retguard_1570
+ffffffff82e15030 r __retguard_2292
+ffffffff82e15038 r __retguard_1308
+ffffffff82e15040 r __retguard_3427
+ffffffff82e15048 r __retguard_3709
+ffffffff82e15050 r __retguard_1341
+ffffffff82e15058 r __retguard_3329
+ffffffff82e15060 r __retguard_2182
+ffffffff82e15068 r __retguard_1421
+ffffffff82e16000 r __retguard_3657
+ffffffff82e16008 r __retguard_1584
+ffffffff82e16010 r __retguard_1938
+ffffffff82e16018 r __retguard_691
+ffffffff82e17000 r __retguard_3838
+ffffffff82e17008 r __retguard_609
+ffffffff82e17010 r __retguard_600
+ffffffff82e17018 r __retguard_2271
+ffffffff82e17020 r __retguard_2873
+ffffffff82e17028 r __retguard_1913
+ffffffff82e17030 r __retguard_3160
+ffffffff82e17038 r __retguard_3060
+ffffffff82e17040 r __retguard_1577
+ffffffff82e17048 r __retguard_893
+ffffffff82e17050 r __retguard_2765
+ffffffff82e17058 r __retguard_3357
+ffffffff82e17060 r __retguard_3495
+ffffffff82e17068 r __retguard_1235
+ffffffff82e17070 r __retguard_2229
+ffffffff82e17078 r __retguard_3493
+ffffffff82e17080 r __retguard_583
+ffffffff82e17088 r __retguard_897
+ffffffff82e17090 r __retguard_3903
+ffffffff82e17098 r __retguard_356
+ffffffff82e170a0 r __retguard_2279
+ffffffff82e170a8 r __retguard_3665
+ffffffff82e170b0 r __retguard_621
+ffffffff82e170b8 r __retguard_3517
+ffffffff82e170c0 r __retguard_3661
+ffffffff82e170c8 r __retguard_323
+ffffffff82e170d0 r __retguard_2565
+ffffffff82e170d8 r __retguard_1142
+ffffffff82e170e0 r __retguard_279
+ffffffff82e170e8 r __retguard_1994
+ffffffff82e170f0 r __retguard_1969
+ffffffff82e170f8 r __retguard_2202
+ffffffff82e17100 r __retguard_3489
+ffffffff82e17108 r __retguard_2036
+ffffffff82e17110 r __retguard_2592
+ffffffff82e17118 r __retguard_2266
+ffffffff82e17120 r __retguard_2208
+ffffffff82e17128 r __retguard_3950
+ffffffff82e17130 r __retguard_2494
+ffffffff82e17138 r __retguard_2552
+ffffffff82e17140 r __retguard_2715
+ffffffff82e17148 r __retguard_3140
+ffffffff82e17150 r __retguard_721
+ffffffff82e17158 r __retguard_1406
+ffffffff82e17160 r __retguard_1740
+ffffffff82e17168 r __retguard_1926
+ffffffff82e17170 r __retguard_2895
+ffffffff82e17178 r __retguard_1906
+ffffffff82e17180 r __retguard_3402
+ffffffff82e17188 r __retguard_1573
+ffffffff82e17190 r __retguard_864
+ffffffff82e17198 r __retguard_219
+ffffffff82e171a0 r __retguard_1541
+ffffffff82e171a8 r __retguard_2010
+ffffffff82e171b0 r __retguard_543
+ffffffff82e171b8 r __retguard_608
+ffffffff82e171c0 r __retguard_454
+ffffffff82e171c8 r __retguard_2880
+ffffffff82e171d0 r __retguard_504
+ffffffff82e171d8 r __retguard_2243
+ffffffff82e171e0 r __retguard_1373
+ffffffff82e171e8 r __retguard_2856
+ffffffff82e171f0 r __retguard_3088
+ffffffff82e171f8 r __retguard_1056
+ffffffff82e17200 r __retguard_450
+ffffffff82e17208 r __retguard_3346
+ffffffff82e17210 r __retguard_2496
+ffffffff82e17218 r __retguard_3362
+ffffffff82e17220 r __retguard_1037
+ffffffff82e17228 r __retguard_640
+ffffffff82e17230 r __retguard_2281
+ffffffff82e17238 r __retguard_1923
+ffffffff82e17240 r __retguard_2785
+ffffffff82e17248 r __retguard_2286
+ffffffff82e17250 r __retguard_1925
+ffffffff82e17258 r __retguard_559
+ffffffff82e17260 r __retguard_3668
+ffffffff82e17268 r __retguard_1963
+ffffffff82e17270 r __retguard_992
+ffffffff82e17278 r __retguard_1513
+ffffffff82e17280 r __retguard_3753
+ffffffff82e17288 r __retguard_1628
+ffffffff82e17290 r __retguard_703
+ffffffff82e17298 r __retguard_2797
+ffffffff82e172a0 r __retguard_236
+ffffffff82e172a8 r __retguard_3039
+ffffffff82e172b0 r __retguard_1011
+ffffffff82e172b8 r __retguard_2306
+ffffffff82e172c0 r __retguard_1425
+ffffffff82e172c8 r __retguard_3281
+ffffffff82e172d0 r __retguard_243
+ffffffff82e172d8 r __retguard_369
+ffffffff82e172e0 r __retguard_3716
+ffffffff82e172e8 r __retguard_1747
+ffffffff82e172f0 r __retguard_152
+ffffffff82e172f8 r __retguard_752
+ffffffff82e17300 r __retguard_1494
+ffffffff82e17308 r __retguard_612
+ffffffff82e17310 r __retguard_1763
+ffffffff82e17318 r __retguard_24
+ffffffff82e17320 r __retguard_1277
+ffffffff82e17328 r __retguard_751
+ffffffff82e17330 r __retguard_994
+ffffffff82e17338 r __retguard_2360
+ffffffff82e17340 r __retguard_3591
+ffffffff82e17348 r __retguard_3457
+ffffffff82e17350 r __retguard_738
+ffffffff82e17358 r __retguard_124
+ffffffff82e17360 r __retguard_59
+ffffffff82e17368 r __retguard_3020
+ffffffff82e17370 r __retguard_1791
+ffffffff82e17378 r __retguard_280
+ffffffff82e17380 r __retguard_726
+ffffffff82e17388 r __retguard_3936
+ffffffff82e17390 r __retguard_2569
+ffffffff82e17398 r __retguard_3143
+ffffffff82e173a0 r __retguard_3008
+ffffffff82e173a8 r __retguard_3120
+ffffffff82e173b0 r __retguard_2536
+ffffffff82e173b8 r __retguard_1319
+ffffffff82e173c0 r __retguard_1225
+ffffffff82e173c8 r __retguard_2914
+ffffffff82e173d0 r __retguard_1981
+ffffffff82e173d8 r __retguard_251
+ffffffff82e173e0 r __retguard_3942
+ffffffff82e173e8 r __retguard_1975
+ffffffff82e173f0 r __retguard_3197
+ffffffff82e173f8 r __retguard_3244
+ffffffff82e17400 r __retguard_2904
+ffffffff82e17408 r __retguard_3976
+ffffffff82e17410 r __retguard_1506
+ffffffff82e17418 r __retguard_592
+ffffffff82e17420 r __retguard_1600
+ffffffff82e17428 r __retguard_3705
+ffffffff82e17430 r __retguard_2695
+ffffffff82e17438 r __retguard_649
+ffffffff82e17440 r __retguard_3914
+ffffffff82e17448 r __retguard_2539
+ffffffff82e17450 r __retguard_2039
+ffffffff82e17458 r __retguard_2809
+ffffffff82e17460 r __retguard_530
+ffffffff82e17468 r __retguard_1390
+ffffffff82e17470 r __retguard_113
+ffffffff82e17478 r __retguard_929
+ffffffff82e17480 r __retguard_1972
+ffffffff82e17488 r __retguard_3194
+ffffffff82e17490 r __retguard_1594
+ffffffff82e17498 r __retguard_2466
+ffffffff82e174a0 r __retguard_3830
+ffffffff82e174a8 r __retguard_1765
+ffffffff82e174b0 r __retguard_2643
+ffffffff82e174b8 r __retguard_1662
+ffffffff82e174c0 r __retguard_1233
+ffffffff82e174c8 r __retguard_3862
+ffffffff82e174d0 r __retguard_3908
+ffffffff82e174d8 r __retguard_1244
+ffffffff82e174e0 r __retguard_2755
+ffffffff82e174e8 r __retguard_1528
+ffffffff82e174f0 r __retguard_1069
+ffffffff82e174f8 r __retguard_1192
+ffffffff82e17500 r __retguard_338
+ffffffff82e17508 r __retguard_3090
+ffffffff82e17510 r __retguard_2119
+ffffffff82e17518 r __retguard_3579
+ffffffff82e17520 r __retguard_1998
+ffffffff82e17528 r __retguard_2937
+ffffffff82e17530 r __retguard_1663
+ffffffff82e17538 r __retguard_3499
+ffffffff82e18000 r __retguard_3502
+ffffffff82e18008 r __retguard_3927
+ffffffff82e18010 r __retguard_547
+ffffffff82e18018 r __retguard_3566
+ffffffff82e18020 r __retguard_894
+ffffffff82e18028 r __retguard_1147
+ffffffff82e18030 r __retguard_47
+ffffffff82e18038 r __retguard_580
+ffffffff82e18040 r __retguard_136
+ffffffff82e18048 r __retguard_2913
+ffffffff82e18050 r __retguard_2617
+ffffffff82e18058 r __retguard_2953
+ffffffff82e18060 r __retguard_3460
+ffffffff82e18068 r __retguard_1340
+ffffffff82e18070 r __retguard_1819
+ffffffff82e18078 r __retguard_1426
+ffffffff82e19000 r __retguard_1121
+ffffffff82e19008 r __retguard_1838
+ffffffff82e19010 r __retguard_3110
+ffffffff82e19018 r __retguard_3585
+ffffffff82e19020 r __retguard_1744
+ffffffff82e19028 r __retguard_3259
+ffffffff82e19030 r __retguard_3331
+ffffffff82e19038 r __retguard_3219
+ffffffff82e19040 r __retguard_2041
+ffffffff82e19048 r __retguard_662
+ffffffff82e19050 r __retguard_179
+ffffffff82e19058 r __retguard_1329
+ffffffff82e19060 r __retguard_3474
+ffffffff82e19068 r __retguard_1509
+ffffffff82e19070 r __retguard_261
+ffffffff82e19078 r __retguard_1152
+ffffffff82e19080 r __retguard_1205
+ffffffff82e19088 r __retguard_3078
+ffffffff82e19090 r __retguard_3745
+ffffffff82e19098 r __retguard_2471
+ffffffff82e190a0 r __retguard_1458
+ffffffff82e190a8 r __retguard_1941
+ffffffff82e190b0 r __retguard_2612
+ffffffff82e190b8 r __retguard_1968
+ffffffff82e1a000 r __retguard_698
+ffffffff82e1a008 r __retguard_2254
+ffffffff82e1a010 r __retguard_2382
+ffffffff82e1a018 r __retguard_3324
+ffffffff82e1a020 r __retguard_2027
+ffffffff82e1a028 r __retguard_3387
+ffffffff82e1a030 r __retguard_1717
+ffffffff82e1a038 r __retguard_1993
+ffffffff82e1a040 r __retguard_1428
+ffffffff82e1a048 r __retguard_1288
+ffffffff82e1a050 r __retguard_766
+ffffffff82e1a058 r __retguard_1137
+ffffffff82e1a060 r __retguard_195
+ffffffff82e1a068 r __retguard_1810
+ffffffff82e1a070 r __retguard_1361
+ffffffff82e1a078 r __retguard_2212
+ffffffff82e1a080 r __retguard_3483
+ffffffff82e1b000 r __retguard_2676
+ffffffff82e1b008 r __retguard_3018
+ffffffff82e1c000 r __retguard_3154
+ffffffff82e1c008 r __retguard_158
+ffffffff82e1c010 r __retguard_3564
+ffffffff82e1c018 r __retguard_3245
+ffffffff82e1d000 r __retguard_2776
+ffffffff82e1d008 r __retguard_3655
+ffffffff82e1d010 r __retguard_1525
+ffffffff82e1d018 r __retguard_2591
+ffffffff82e1d020 r __retguard_2276
+ffffffff82e1d028 r __retguard_1911
+ffffffff82e1d030 r __retguard_2979
+ffffffff82e1d038 r __retguard_3186
+ffffffff82e1d040 r __retguard_1154
+ffffffff82e1d048 r __retguard_2067
+ffffffff82e1d050 r __retguard_1598
+ffffffff82e1d058 r __retguard_474
+ffffffff82e1d060 r __retguard_1054
+ffffffff82e1d068 r __retguard_1778
+ffffffff82e1d070 r __retguard_2053
+ffffffff82e1d078 r __retguard_712
+ffffffff82e1d080 r __retguard_2460
+ffffffff82e1d088 r __retguard_141
+ffffffff82e1d090 r __retguard_1326
+ffffffff82e1d098 r __retguard_948
+ffffffff82e1e000 r __retguard_2156
+ffffffff82e1e008 r __retguard_368
+ffffffff82e1e010 r __retguard_1822
+ffffffff82e1e018 r __retguard_1512
+ffffffff82e1e020 r __retguard_239
+ffffffff82e1e028 r __retguard_581
+ffffffff82e1e030 r __retguard_2865
+ffffffff82e1e038 r __retguard_3370
+ffffffff82e1e040 r __retguard_2104
+ffffffff82e1e048 r __retguard_3123
+ffffffff82e1e050 r __retguard_337
+ffffffff82e1e058 r __retguard_1325
+ffffffff82e1e060 r __retguard_2549
+ffffffff82e1e068 r __retguard_783
+ffffffff82e1e070 r __retguard_2083
+ffffffff82e1e078 r __retguard_1655
+ffffffff82e1e080 r __retguard_839
+ffffffff82e1e088 r __retguard_1784
+ffffffff82e1e090 r __retguard_819
+ffffffff82e1e098 r __retguard_3333
+ffffffff82e1e0a0 r __retguard_1676
+ffffffff82e1e0a8 r __retguard_1891
+ffffffff82e1e0b0 r __retguard_958
+ffffffff82e1e0b8 r __retguard_3777
+ffffffff82e1e0c0 r __retguard_1129
+ffffffff82e1e0c8 r __retguard_1898
+ffffffff82e1e0d0 r __retguard_2649
+ffffffff82e1e0d8 r __retguard_1613
+ffffffff82e1e0e0 r __retguard_2680
+ffffffff82e1e0e8 r __retguard_1351
+ffffffff82e1e0f0 r __retguard_35
+ffffffff82e1e0f8 r __retguard_2927
+ffffffff82e1e100 r __retguard_3275
+ffffffff82e1e108 r __retguard_1471
+ffffffff82e1e110 r __retguard_3809
+ffffffff82e1e118 r __retguard_3625
+ffffffff82e1e120 r __retguard_2947
+ffffffff82e1e128 r __retguard_1098
+ffffffff82e1e130 r __retguard_3393
+ffffffff82e1e138 r __retguard_720
+ffffffff82e1e140 r __retguard_63
+ffffffff82e1e148 r __retguard_3198
+ffffffff82e1e150 r __retguard_792
+ffffffff82e1e158 r __retguard_3681
+ffffffff82e1e160 r __retguard_1555
+ffffffff82e1e168 r __retguard_2698
+ffffffff82e1e170 r __retguard_856
+ffffffff82e1e178 r __retguard_951
+ffffffff82e1e180 r __retguard_3746
+ffffffff82e1e188 r __retguard_3528
+ffffffff82e1e190 r __retguard_2504
+ffffffff82e1e198 r __retguard_3122
+ffffffff82e1e1a0 r __retguard_1632
+ffffffff82e1e1a8 r __retguard_1706
+ffffffff82e1e1b0 r __retguard_3530
+ffffffff82e1f000 r __retguard_1017
+ffffffff82e20000 r __retguard_2838
+ffffffff82e20008 r __retguard_1166
+ffffffff82e20010 r __retguard_3532
+ffffffff82e21000 r __retguard_3230
+ffffffff82e21008 r __retguard_2368
+ffffffff82e21010 r __retguard_2288
+ffffffff82e21018 r __retguard_2419
+ffffffff82e21020 r __retguard_3812
+ffffffff82e21028 r __retguard_128
+ffffffff82e21030 r __retguard_1463
+ffffffff82e21038 r __retguard_3605
+ffffffff82e22000 r __retguard_2955
+ffffffff82e22008 r __retguard_1743
+ffffffff82e22010 r __retguard_3074
+ffffffff82e23000 r __retguard_1790
+ffffffff82e23008 r __retguard_2843
+ffffffff82e23010 r __retguard_3375
+ffffffff82e23018 r __retguard_2855
+ffffffff82e23020 r __retguard_867
+ffffffff82e23028 r __retguard_3099
+ffffffff82e23030 r __retguard_2919
+ffffffff82e23038 r __retguard_2928
+ffffffff82e23040 r __retguard_1013
+ffffffff82e23048 r __retguard_576
+ffffffff82e24000 r __retguard_3488
+ffffffff82e24008 r __retguard_3506
+ffffffff82e24010 r __retguard_686
+ffffffff82e24018 r __retguard_974
+ffffffff82e25000 r __retguard_2097
+ffffffff82e25008 r __retguard_160
+ffffffff82e25010 r __retguard_2997
+ffffffff82e25018 r __retguard_538
+ffffffff82e25020 r __retguard_3144
+ffffffff82e26000 r __retguard_2784
+ffffffff82e26008 r __retguard_1551
+ffffffff82e26010 r __retguard_3223
+ffffffff82e26018 r __retguard_3206
+ffffffff82e26020 r __retguard_2583
+ffffffff82e26028 r __retguard_3752
+ffffffff82e26030 r __retguard_2781
+ffffffff82e26038 r __retguard_441
+ffffffff82e26040 r __retguard_2950
+ffffffff82e26048 r __retguard_3069
+ffffffff82e26050 r __retguard_2553
+ffffffff82e26058 r __retguard_3626
+ffffffff82e26060 r __retguard_2899
+ffffffff82e26068 r __retguard_116
+ffffffff82e26070 r __retguard_2943
+ffffffff82e26078 r __retguard_3766
+ffffffff82e26080 r __retguard_1200
+ffffffff82e26088 r __retguard_2852
+ffffffff82e26090 r __retguard_2019
+ffffffff82e26098 r __retguard_3827
+ffffffff82e260a0 r __retguard_2872
+ffffffff82e260a8 r __retguard_1537
+ffffffff82e260b0 r __retguard_1028
+ffffffff82e260b8 r __retguard_2058
+ffffffff82e27000 r __retguard_562
+ffffffff82e27008 r __retguard_167
+ffffffff82e27010 r __retguard_3643
+ffffffff82e27018 r __retguard_3866
+ffffffff82e28000 r __retguard_2149
+ffffffff82e28008 r __retguard_2407
+ffffffff82e28010 r __retguard_437
+ffffffff82e28018 r __retguard_791
+ffffffff82e28020 r __retguard_776
+ffffffff82e28028 r __retguard_2571
+ffffffff82e28030 r __retguard_245
+ffffffff82e28038 r __retguard_3633
+ffffffff82e28040 r __retguard_2183
+ffffffff82e28048 r __retguard_2841
+ffffffff82e28050 r __retguard_781
+ffffffff82e28058 r __retguard_430
+ffffffff82e28060 r __retguard_3913
+ffffffff82e28068 r __retguard_2788
+ffffffff82e28070 r __retguard_1879
+ffffffff82e28078 r __retguard_1700
+ffffffff82e28080 r __retguard_278
+ffffffff82e28088 r __retguard_2344
+ffffffff82e29000 r __retguard_1318
+ffffffff82e29008 r __retguard_2566
+ffffffff82e29010 r __retguard_3360
+ffffffff82e29018 r __retguard_1302
+ffffffff82e29020 r __retguard_1796
+ffffffff82e29028 r __retguard_3824
+ffffffff82e29030 r __retguard_1044
+ffffffff82e29038 r __retguard_3125
+ffffffff82e29040 r __retguard_3085
+ffffffff82e29048 r __retguard_1637
+ffffffff82e29050 r __retguard_23
+ffffffff82e29058 r __retguard_3111
+ffffffff82e29060 r __retguard_3639
+ffffffff82e29068 r __retguard_9
+ffffffff82e29070 r __retguard_818
+ffffffff82e29078 r __retguard_2345
+ffffffff82e29080 r __retguard_3964
+ffffffff82e29088 r __retguard_1821
+ffffffff82e29090 r __retguard_770
+ffffffff82e29098 r __retguard_3017
+ffffffff82e290a0 r __retguard_2329
+ffffffff82e290a8 r __retguard_823
+ffffffff82e290b0 r __retguard_1589
+ffffffff82e290b8 r __retguard_3889
+ffffffff82e290c0 r __retguard_109
+ffffffff82e290c8 r __retguard_514
+ffffffff82e290d0 r __retguard_3163
+ffffffff82e290d8 r __retguard_1438
+ffffffff82e290e0 r __retguard_2152
+ffffffff82e290e8 r __retguard_241
+ffffffff82e290f0 r __retguard_2848
+ffffffff82e290f8 r __retguard_3336
+ffffffff82e29100 r __retguard_2343
+ffffffff82e29108 r __retguard_354
+ffffffff82e29110 r __retguard_2966
+ffffffff82e29118 r __retguard_2664
+ffffffff82e29120 r __retguard_3767
+ffffffff82e29128 r __retguard_2688
+ffffffff82e29130 r __retguard_382
+ffffffff82e29138 r __retguard_3867
+ffffffff82e29140 r __retguard_137
+ffffffff82e29148 r __retguard_3361
+ffffffff82e29150 r __retguard_1194
+ffffffff82e29158 r __retguard_833
+ffffffff82e29160 r __retguard_1356
+ffffffff82e29168 r __retguard_2349
+ffffffff82e29170 r __retguard_1933
+ffffffff82e2a000 r __retguard_3010
+ffffffff82e2a008 r __retguard_2902
+ffffffff82e2a010 r __retguard_2213
+ffffffff82e2a018 r __retguard_298
+ffffffff82e2a020 r __retguard_1344
+ffffffff82e2a028 r __retguard_983
+ffffffff82e2a030 r __retguard_3000
+ffffffff82e2a038 r __retguard_1948
+ffffffff82e2a040 r __retguard_2200
+ffffffff82e2a048 r __retguard_2720
+ffffffff82e2a050 r __retguard_949
+ffffffff82e2a058 r __retguard_3820
+ffffffff82e2a060 r __retguard_1539
+ffffffff82e2a068 r __retguard_3119
+ffffffff82e2a070 r __retguard_1685
+ffffffff82e2a078 r __retguard_2724
+ffffffff82e2a080 r __retguard_214
+ffffffff82e2a088 r __retguard_2590
+ffffffff82e2a090 r __retguard_2168
+ffffffff82e2a098 r __retguard_2013
+ffffffff82e2a0a0 r __retguard_3801
+ffffffff82e2a0a8 r __retguard_1058
+ffffffff82e2a0b0 r __retguard_3354
+ffffffff82e2a0b8 r __retguard_2114
+ffffffff82e2a0c0 r __retguard_3217
+ffffffff82e2a0c8 r __retguard_2684
+ffffffff82e2a0d0 r __retguard_2654
+ffffffff82e2a0d8 r __retguard_1148
+ffffffff82e2a0e0 r __retguard_2017
+ffffffff82e2a0e8 r __retguard_3768
+ffffffff82e2a0f0 r __retguard_2091
+ffffffff82e2a0f8 r __retguard_96
+ffffffff82e2a100 r __retguard_3875
+ffffffff82e2a108 r __retguard_1709
+ffffffff82e2a110 r __retguard_2661
+ffffffff82e2b000 r __retguard_2131
+ffffffff82e2b008 r __retguard_3537
+ffffffff82e2b010 r __retguard_2808
+ffffffff82e2b018 r __retguard_3621
+ffffffff82e2b020 r __retguard_2923
+ffffffff82e2b028 r __retguard_1987
+ffffffff82e2b030 r __retguard_1007
+ffffffff82e2b038 r __retguard_1445
+ffffffff82e2b040 r __retguard_3063
+ffffffff82e2b048 r __retguard_197
+ffffffff82e2b050 r __retguard_1027
+ffffffff82e2b058 r __retguard_1059
+ffffffff82e2b060 r __retguard_2048
+ffffffff82e2b068 r __retguard_1786
+ffffffff82e2b070 r __retguard_3573
+ffffffff82e2b078 r __retguard_342
+ffffffff82e2b080 r __retguard_3984
+ffffffff82e2b088 r __retguard_3586
+ffffffff82e2b090 r __retguard_161
+ffffffff82e2b098 r __retguard_2691
+ffffffff82e2b0a0 r __retguard_3769
+ffffffff82e2b0a8 r __retguard_2352
+ffffffff82e2b0b0 r __retguard_2495
+ffffffff82e2b0b8 r __retguard_2112
+ffffffff82e2b0c0 r __retguard_465
+ffffffff82e2b0c8 r __retguard_3750
+ffffffff82e2b0d0 r __retguard_315
+ffffffff82e2b0d8 r __retguard_3395
+ffffffff82e2b0e0 r __retguard_668
+ffffffff82e2b0e8 r __retguard_2669
+ffffffff82e2b0f0 r __retguard_3853
+ffffffff82e2b0f8 r __retguard_3332
+ffffffff82e2b100 r __retguard_1531
+ffffffff82e2b108 r __retguard_615
+ffffffff82e2b110 r __retguard_3316
+ffffffff82e2b118 r __retguard_3653
+ffffffff82e2b120 r __retguard_3292
+ffffffff82e2b128 r __retguard_3863
+ffffffff82e2b130 r __retguard_3907
+ffffffff82e2b138 r __retguard_3703
+ffffffff82e2b140 r __retguard_3486
+ffffffff82e2b148 r __retguard_1078
+ffffffff82e2b150 r __retguard_3485
+ffffffff82e2b158 r __retguard_3159
+ffffffff82e2b160 r __retguard_15
+ffffffff82e2b168 r __retguard_3775
+ffffffff82e2b170 r __retguard_215
+ffffffff82e2b178 r __retguard_914
+ffffffff82e2b180 r __retguard_838
+ffffffff82e2c000 r __retguard_2726
+ffffffff82e2c008 r __retguard_2845
+ffffffff82e2c010 r __retguard_3478
+ffffffff82e2c018 r __retguard_1840
+ffffffff82e2c020 r __retguard_3031
+ffffffff82e2c028 r __retguard_3700
+ffffffff82e2c030 r __retguard_1209
+ffffffff82e2c038 r __retguard_1403
+ffffffff82e2c040 r __retguard_3103
+ffffffff82e2c048 r __retguard_3091
+ffffffff82e2c050 r __retguard_3458
+ffffffff82e2c058 r __retguard_1466
+ffffffff82e2c060 r __retguard_2896
+ffffffff82e2c068 r __retguard_421
+ffffffff82e2c070 r __retguard_1489
+ffffffff82e2c078 r __retguard_3509
+ffffffff82e2c080 r __retguard_2771
+ffffffff82e2c088 r __retguard_388
+ffffffff82e2c090 r __retguard_3751
+ffffffff82e2c098 r __retguard_3651
+ffffffff82e2c0a0 r __retguard_1679
+ffffffff82e2c0a8 r __retguard_1772
+ffffffff82e2d000 r __retguard_2411
+ffffffff82e2d008 r __retguard_886
+ffffffff82e2d010 r __retguard_760
+ffffffff82e2d018 r __retguard_2197
+ffffffff82e2d020 r __retguard_1708
+ffffffff82e2d028 r __retguard_503
+ffffffff82e2d030 r __retguard_3423
+ffffffff82e2d038 r __retguard_3873
+ffffffff82e2d040 r __retguard_2395
+ffffffff82e2d048 r __retguard_3394
+ffffffff82e2d050 r __retguard_1230
+ffffffff82e2d058 r __retguard_1231
+ffffffff82e2d060 r __retguard_1967
+ffffffff82e2d068 r __retguard_1410
+ffffffff82e2d070 r __retguard_2432
+ffffffff82e2d078 r __retguard_2428
+ffffffff82e2d080 r __retguard_173
+ffffffff82e2d088 r __retguard_2704
+ffffffff82e2d090 r __retguard_1381
+ffffffff82e2d098 r __retguard_3897
+ffffffff82e2d0a0 r __retguard_3581
+ffffffff82e2d0a8 r __retguard_2993
+ffffffff82e2d0b0 r __retguard_830
+ffffffff82e2d0b8 r __retguard_2739
+ffffffff82e2d0c0 r __retguard_1880
+ffffffff82e2d0c8 r __retguard_1478
+ffffffff82e2d0d0 r __retguard_2099
+ffffffff82e2d0d8 r __retguard_2596
+ffffffff82e2d0e0 r __retguard_3555
+ffffffff82e2d0e8 r __retguard_3369
+ffffffff82e2d0f0 r __retguard_255
+ffffffff82e2d0f8 r __retguard_795
+ffffffff82e2d100 r __retguard_793
+ffffffff82e2e000 r __retguard_670
+ffffffff82e2e008 r __retguard_367
+ffffffff82e2e010 r __retguard_415
+ffffffff82e2e018 r __retguard_1073
+ffffffff82e2e020 r __retguard_1672
+ffffffff82e2e028 r __retguard_2107
+ffffffff82e2e030 r __retguard_1278
+ffffffff82e2e038 r __retguard_2613
+ffffffff82e2e040 r __retguard_3943
+ffffffff82e2e048 r __retguard_3325
+ffffffff82e2e050 r __retguard_1936
+ffffffff82e2e058 r __retguard_2400
+ffffffff82e2e060 r __retguard_1063
+ffffffff82e2e068 r __retguard_2388
+ffffffff82e2e070 r __retguard_513
+ffffffff82e2e078 r __retguard_2799
+ffffffff82e2e080 r __retguard_2523
+ffffffff82e2e088 r __retguard_2312
+ffffffff82e2e090 r __retguard_2284
+ffffffff82e2e098 r __retguard_2693
+ffffffff82e2e0a0 r __retguard_2174
+ffffffff82e2e0a8 r __retguard_1558
+ffffffff82e2e0b0 r __retguard_601
+ffffffff82e2e0b8 r __retguard_2435
+ffffffff82e2e0c0 r __retguard_527
+ffffffff82e2e0c8 r __retguard_403
+ffffffff82e2e0d0 r __retguard_1519
+ffffffff82e2e0d8 r __retguard_1172
+ffffffff82e2e0e0 r __retguard_1004
+ffffffff82e2e0e8 r __retguard_2391
+ffffffff82e2f000 r __retguard_2672
+ffffffff82e2f008 r __retguard_586
+ffffffff82e2f010 r __retguard_1385
+ffffffff82e2f018 r __retguard_169
+ffffffff82e2f020 r __retguard_653
+ffffffff82e2f028 r __retguard_2061
+ffffffff82e2f030 r __retguard_973
+ffffffff82e2f038 r __retguard_1164
+ffffffff82e2f040 r __retguard_3971
+ffffffff82e30000 r __retguard_1644
+ffffffff82e30008 r __retguard_3340
+ffffffff82e30010 r __retguard_643
+ffffffff82e30018 r __retguard_1122
+ffffffff82e30020 r __retguard_204
+ffffffff82e31000 r __retguard_3843
+ffffffff82e31008 r __retguard_1684
+ffffffff82e31010 r __retguard_2835
+ffffffff82e31018 r __retguard_2396
+ffffffff82e31020 r __retguard_3347
+ffffffff82e31028 r __retguard_277
+ffffffff82e31030 r __retguard_1620
+ffffffff82e31038 r __retguard_2233
+ffffffff82e32000 r __retguard_2034
+ffffffff82e32008 r __retguard_1609
+ffffffff82e32010 r __retguard_1559
+ffffffff82e32018 r __retguard_2390
+ffffffff82e32020 r __retguard_1435
+ffffffff82e33000 r __retguard_3890
+ffffffff82e33008 r __retguard_916
+ffffffff82e33010 r __retguard_3785
+ffffffff82e33018 r __retguard_1031
+ffffffff82e33020 r __retguard_3634
+ffffffff82e33028 r __retguard_3466
+ffffffff82e33030 r __retguard_2230
+ffffffff82e33038 r __retguard_1617
+ffffffff82e33040 r __retguard_3737
+ffffffff82e33048 r __retguard_3309
+ffffffff82e33050 r __retguard_847
+ffffffff82e33058 r __retguard_1712
+ffffffff82e33060 r __retguard_561
+ffffffff82e33068 r __retguard_3837
+ffffffff82e33070 r __retguard_2454
+ffffffff82e33078 r __retguard_3763
+ffffffff82e33080 r __retguard_1586
+ffffffff82e33088 r __retguard_2520
+ffffffff82e33090 r __retguard_123
+ffffffff82e33098 r __retguard_1553
+ffffffff82e330a0 r __retguard_1276
+ffffffff82e330a8 r __retguard_2898
+ffffffff82e330b0 r __retguard_690
+ffffffff82e330b8 r __retguard_1227
+ffffffff82e330c0 r __retguard_1753
+ffffffff82e330c8 r __retguard_3270
+ffffffff82e330d0 r __retguard_2780
+ffffffff82e330d8 r __retguard_777
+ffffffff82e330e0 r __retguard_1258
+ffffffff82e330e8 r __retguard_3191
+ffffffff82e330f0 r __retguard_1855
+ffffffff82e330f8 r __retguard_65
+ffffffff82e33100 r __retguard_3612
+ffffffff82e33108 r __retguard_1718
+ffffffff82e34000 r __retguard_1850
+ffffffff82e34008 r __retguard_3885
+ffffffff82e34010 r __retguard_428
+ffffffff82e34018 r __retguard_2967
+ffffffff82e34020 r __retguard_3744
+ffffffff82e34028 r __retguard_1321
+ffffffff82e34030 r __retguard_1283
+ffffffff82e34038 r __retguard_926
+ffffffff82e34040 r __retguard_3175
+ffffffff82e35000 r __retguard_2773
+ffffffff82e35008 r __retguard_3127
+ffffffff82e35010 r __retguard_975
+ffffffff82e35018 r __retguard_242
+ffffffff82e35020 r __retguard_1143
+ffffffff82e35028 r __retguard_2001
+ffffffff82e35030 r __retguard_2255
+ffffffff82e35038 r __retguard_3987
+ffffffff82e35040 r __retguard_2730
+ffffffff82e35048 r __retguard_2854
+ffffffff82e35050 r __retguard_3045
+ffffffff82e35058 r __retguard_2122
+ffffffff82e35060 r __retguard_1895
+ffffffff82e35068 r __retguard_3056
+ffffffff82e35070 r __retguard_2272
+ffffffff82e35078 r __retguard_2042
+ffffffff82e35080 r __retguard_2940
+ffffffff82e35088 r __retguard_1317
+ffffffff82e35090 r __retguard_1218
+ffffffff82e35098 r __retguard_1006
+ffffffff82e350a0 r __retguard_943
+ffffffff82e350a8 r __retguard_1095
+ffffffff82e350b0 r __retguard_8
+ffffffff82e350b8 r __retguard_2608
+ffffffff82e350c0 r __retguard_785
+ffffffff82e350c8 r __retguard_117
+ffffffff82e350d0 r __retguard_2022
+ffffffff82e350d8 r __retguard_854
+ffffffff82e350e0 r __retguard_3649
+ffffffff82e36000 r __retguard_2550
+ffffffff82e36008 r __retguard_3588
+ffffffff82e36010 r __retguard_3252
+ffffffff82e36018 r __retguard_1484
+ffffffff82e36020 r __retguard_831
+ffffffff82e36028 r __retguard_3882
+ffffffff82e36030 r __retguard_3696
+ffffffff82e36038 r __retguard_3025
+ffffffff82e36040 r __retguard_3388
+ffffffff82e36048 r __retguard_2677
+ffffffff82e36050 r __retguard_1452
+ffffffff82e36058 r __retguard_2216
+ffffffff82e36060 r __retguard_1670
+ffffffff82e36068 r __retguard_3522
+ffffffff82e36070 r __retguard_3182
+ffffffff82e36078 r __retguard_237
+ffffffff82e36080 r __retguard_1314
+ffffffff82e37000 r __retguard_75
+ffffffff82e37008 r __retguard_3312
+ffffffff82e37010 r __retguard_2995
+ffffffff82e37018 r __retguard_869
+ffffffff82e37020 r __retguard_3638
+ffffffff82e37028 r __retguard_2948
+ffffffff82e37030 r __retguard_1521
+ffffffff82e37038 r __retguard_555
+ffffffff82e37040 r __retguard_409
+ffffffff82e37048 r __retguard_2181
+ffffffff82e37050 r __retguard_1576
+ffffffff82e37058 r __retguard_907
+ffffffff82e37060 r __retguard_3779
+ffffffff82e37068 r __retguard_3054
+ffffffff82e37070 r __retguard_1847
+ffffffff82e37078 r __retguard_842
+ffffffff82e37080 r __retguard_1514
+ffffffff82e37088 r __retguard_3895
+ffffffff82e37090 r __retguard_275
+ffffffff82e37098 r __retguard_3344
+ffffffff82e370a0 r __retguard_1954
+ffffffff82e370a8 r __retguard_3399
+ffffffff82e370b0 r __retguard_2222
+ffffffff82e370b8 r __retguard_3379
+ffffffff82e370c0 r __retguard_3582
+ffffffff82e370c8 r __retguard_248
+ffffffff82e370d0 r __retguard_1285
+ffffffff82e370d8 r __retguard_3282
+ffffffff82e370e0 r __retguard_1979
+ffffffff82e370e8 r __retguard_3718
+ffffffff82e370f0 r __retguard_1704
+ffffffff82e370f8 r __retguard_238
+ffffffff82e37100 r __retguard_3418
+ffffffff82e37108 r __retguard_1333
+ffffffff82e37110 r __retguard_295
+ffffffff82e37118 r __retguard_2309
+ffffffff82e37120 r __retguard_2398
+ffffffff82e37128 r __retguard_3725
+ffffffff82e37130 r __retguard_2533
+ffffffff82e37138 r __retguard_2501
+ffffffff82e37140 r __retguard_2800
+ffffffff82e37148 r __retguard_1068
+ffffffff82e37150 r __retguard_2992
+ffffffff82e37158 r __retguard_3104
+ffffffff82e37160 r __retguard_3199
+ffffffff82e37168 r __retguard_799
+ffffffff82e37170 r __retguard_892
+ffffffff82e37178 r __retguard_1265
+ffffffff82e37180 r __retguard_3959
+ffffffff82e37188 r __retguard_3411
+ffffffff82e37190 r __retguard_1928
+ffffffff82e37198 r __retguard_3666
+ffffffff82e38000 r __retguard_3587
+ffffffff82e38008 r __retguard_2863
+ffffffff82e38010 r __retguard_2942
+ffffffff82e38018 r __retguard_3594
+ffffffff82e38020 r __retguard_2268
+ffffffff82e38028 r __retguard_3404
+ffffffff82e39000 r __retguard_3481
+ffffffff82e39008 r __retguard_2522
+ffffffff82e39010 r __retguard_1666
+ffffffff82e39018 r __retguard_2467
+ffffffff82e39020 r __retguard_3440
+ffffffff82e39028 r __retguard_3787
+ffffffff82e39030 r __retguard_402
+ffffffff82e39038 r __retguard_714
+ffffffff82e39040 r __retguard_1504
+ffffffff82e39048 r __retguard_1081
+ffffffff82e39050 r __retguard_3190
+ffffffff82e39058 r __retguard_2392
+ffffffff82e3a000 r __retguard_1627
+ffffffff82e3a008 r __retguard_1
+ffffffff82e3a010 r __retguard_1677
+ffffffff82e3a018 r __retguard_3057
+ffffffff82e3a020 r __retguard_2718
+ffffffff82e3a028 r __retguard_40
+ffffffff82e3a030 r __retguard_898
+ffffffff82e3a038 r __retguard_1858
+ffffffff82e3a040 r __retguard_3209
+ffffffff82e3a048 r __retguard_959
+ffffffff82e3a050 r __retguard_3480
+ffffffff82e3a058 r __retguard_1077
+ffffffff82e3a060 r __retguard_3676
+ffffffff82e3a068 r __retguard_3698
+ffffffff82e3a070 r __retguard_2320
+ffffffff82e3a078 r __retguard_1757
+ffffffff82e3a080 r __retguard_3917
+ffffffff82e3a088 r __retguard_1291
+ffffffff82e3a090 r __retguard_3048
+ffffffff82e3a098 r __retguard_482
+ffffffff82e3a0a0 r __retguard_2302
+ffffffff82e3a0a8 r __retguard_371
+ffffffff82e3b000 r __retguard_171
+ffffffff82e3b008 r __retguard_2438
+ffffffff82e3b010 r __retguard_3823
+ffffffff82e3b018 r __retguard_3196
+ffffffff82e3b020 r __retguard_3992
+ffffffff82e3b028 r __retguard_2887
+ffffffff82e3b030 r __retguard_3171
+ffffffff82e3b038 r __retguard_3355
+ffffffff82e3b040 r __retguard_425
+ffffffff82e3b048 r __retguard_2043
+ffffffff82e3b050 r __retguard_2564
+ffffffff82e3b058 r __retguard_1132
+ffffffff82e3b060 r __retguard_265
+ffffffff82e3b068 r __retguard_915
+ffffffff82e3b070 r __retguard_1745
+ffffffff82e3b078 r __retguard_3926
+ffffffff82e3b080 r __retguard_965
+ffffffff82e3b088 r __retguard_1267
+ffffffff82e3b090 r __retguard_37
+ffffffff82e3b098 r __retguard_3618
+ffffffff82e3b0a0 r __retguard_310
+ffffffff82e3b0a8 r __retguard_3058
+ffffffff82e3b0b0 r __retguard_3092
+ffffffff82e3b0b8 r __retguard_2157
+ffffffff82e3b0c0 r __retguard_3704
+ffffffff82e3b0c8 r __retguard_1282
+ffffffff82e3b0d0 r __retguard_1779
+ffffffff82e3b0d8 r __retguard_2470
+ffffffff82e3b0e0 r __retguard_314
+ffffffff82e3b0e8 r __retguard_207
+ffffffff82e3b0f0 r __retguard_2282
+ffffffff82e3b0f8 r __retguard_3690
+ffffffff82e3b100 r __retguard_2681
+ffffffff82e3b108 r __retguard_2957
+ffffffff82e3b110 r __retguard_3397
+ffffffff82e3b118 r __retguard_283
+ffffffff82e3b120 r __retguard_3118
+ffffffff82e3b128 r __retguard_1447
+ffffffff82e3b130 r __retguard_3130
+ffffffff82e3b138 r __retguard_1169
+ffffffff82e3b140 r __retguard_2821
+ffffffff82e3b148 r __retguard_18
+ffffffff82e3b150 r __retguard_7
+ffffffff82e3b158 r __retguard_553
+ffffffff82e3c000 r __retguard_2250
+ffffffff82e3c008 r __retguard_3776
+ffffffff82e3c010 r __retguard_961
+ffffffff82e3c018 r __retguard_1595
+ffffffff82e3c020 r __retguard_3032
+ffffffff82e3d000 r __retguard_891
+ffffffff82e3e000 r __retguard_1188
+ffffffff82e3f000 r __retguard_376
+ffffffff82e40000 r __retguard_3876
+ffffffff82e40008 r __retguard_3434
+ffffffff82e41000 r __retguard_3531
+ffffffff82e42000 r __retguard_2098
+ffffffff82e43000 r __retguard_422
+ffffffff82e43008 r __retguard_909
+ffffffff82e43010 r __retguard_2825
+ffffffff82e43018 r __retguard_3248
+ffffffff82e44000 r __retguard_759
+ffffffff82e44008 r __retguard_2990
+ffffffff82e45000 r __retguard_1469
+ffffffff82e46000 r __retguard_595
+ffffffff82e47000 r __retguard_46
+ffffffff82e47008 r __retguard_1165
+ffffffff82e48000 r __retguard_1942
+ffffffff82e48008 r __retguard_797
+ffffffff82e48010 r __retguard_642
+ffffffff82e48018 r __retguard_1046
+ffffffff82e48020 r __retguard_3912
+ffffffff82e48028 r __retguard_3228
+ffffffff82e49000 r __retguard_491
+ffffffff82e49008 r __retguard_3636
+ffffffff82e49010 r __retguard_3960
+ffffffff82e4a000 r __retguard_1459
+ffffffff82e4a008 r __retguard_3417
+ffffffff82e4b000 r __retguard_3210
+ffffffff82e4b008 r __retguard_3619
+ffffffff82e4b010 r __retguard_846
+ffffffff82e4c000 r __retguard_3437
+ffffffff82e4c008 r __retguard_229
+ffffffff82e4c010 r __retguard_2416
+ffffffff82e4d000 r __retguard_1468
+ffffffff82e4d008 r __retguard_762
+ffffffff82e4d010 r __retguard_540
+ffffffff82e4e000 r __retguard_2616
+ffffffff82e4f000 r __retguard_1312
+ffffffff82e50000 r __retguard_122
+ffffffff82e51000 r __retguard_1583
+ffffffff82e51008 r __retguard_931
+ffffffff82e52000 r __retguard_3741
+ffffffff82e52008 r __retguard_2759
+ffffffff82e52010 r __retguard_1841
+ffffffff82e52018 r __retguard_76
+ffffffff82e52020 r __retguard_3146
+ffffffff82e52028 r __retguard_2857
+ffffffff82e52030 r __retguard_3610
+ffffffff82e52038 r __retguard_480
+ffffffff82e52040 r __retguard_1750
+ffffffff82e52048 r __retguard_3106
+ffffffff82e52050 r __retguard_3133
+ffffffff82e52058 r __retguard_3269
+ffffffff82e52060 r __retguard_364
+ffffffff82e52068 r __retguard_2626
+ffffffff82e52070 r __retguard_1668
+ffffffff82e52078 r __retguard_2764
+ffffffff82e52080 r __retguard_360
+ffffffff82e52088 r __retguard_22
+ffffffff82e52090 r __retguard_1989
+ffffffff82e52098 r __retguard_557
+ffffffff82e520a0 r __retguard_2071
+ffffffff82e520a8 r __retguard_414
+ffffffff82e520b0 r __retguard_3553
+ffffffff82e520b8 r __retguard_735
+ffffffff82e520c0 r __retguard_189
+ffffffff82e520c8 r __retguard_3869
+ffffffff82e520d0 r __retguard_3826
+ffffffff82e53000 r __retguard_2554
+ffffffff82e54000 r __retguard_1199
+ffffffff82e54008 r __retguard_3176
+ffffffff82e55000 r __retguard_3818
+ffffffff82e55008 r __retguard_70
+ffffffff82e55010 r __retguard_1178
+ffffffff82e55018 r __retguard_110
+ffffffff82e56000 r __retguard_2972
+ffffffff82e56008 r __retguard_1229
+ffffffff82e57000 r __retguard_1048
+ffffffff82e57008 r __retguard_1279
+ffffffff82e58000 r __retguard_1345
+ffffffff82e58008 r __retguard_1540
+ffffffff82e59000 r __retguard_940
+ffffffff82e5a000 r __retguard_1707
+ffffffff82e5b000 r __retguard_2853
+ffffffff82e5c000 r __retguard_952
+ffffffff82e5d000 r __retguard_2740
+ffffffff82e5d008 r __retguard_2954
+ffffffff82e5d010 r __retguard_3479
+ffffffff82e5d018 r __retguard_1510
+ffffffff82e5d020 r __retguard_3672
+ffffffff82e5d028 r __retguard_3796
+ffffffff82e5d030 r __retguard_41
+ffffffff82e5d038 r __retguard_1183
+ffffffff82e5e000 r __retguard_1170
+ffffffff82e5e008 r __retguard_3507
+ffffffff82e5e010 r __retguard_3079
+ffffffff82e5e018 r __retguard_890
+ffffffff82e5e020 r __retguard_3014
+ffffffff82e5e028 r __retguard_2265
+ffffffff82e5e030 r __retguard_2296
+ffffffff82e5e038 r __retguard_1374
+ffffffff82e5e040 r __retguard_3547
+ffffffff82e5e048 r __retguard_520
+ffffffff82e5e050 r __retguard_1498
+ffffffff82e5e058 r __retguard_1496
+ffffffff82e5e060 r __retguard_537
+ffffffff82e5e068 r __retguard_3169
+ffffffff82e5e070 r __retguard_434
+ffffffff82e5e078 r __retguard_384
+ffffffff82e5e080 r __retguard_3007
+ffffffff82e5e088 r __retguard_1687
+ffffffff82e5e090 r __retguard_1439
+ffffffff82e5f000 r __retguard_2988
+ffffffff82e5f008 r __retguard_654
+ffffffff82e60000 r __retguard_510
+ffffffff82e60008 r __retguard_2305
+ffffffff82e61000 r __retguard_2826
+ffffffff82e61008 r __retguard_1076
+ffffffff82e62000 r __retguard_1675
+ffffffff82e63000 r __retguard_1788
+ffffffff82e64000 r __retguard_1893
+ffffffff82e64008 r __retguard_3896
+ffffffff82e65000 r __retguard_932
+ffffffff82e65008 r __retguard_3342
+ffffffff82e66000 r __retguard_1832
+ffffffff82e66008 r __retguard_2154
+ffffffff82e66010 r __retguard_1610
+ffffffff82e66018 r __retguard_2371
+ffffffff82e66020 r __retguard_1457
+ffffffff82e66028 r __retguard_3559
+ffffffff82e66030 r __retguard_1501
+ffffffff82e67000 r __retguard_439
+ffffffff82e67008 r __retguard_393
+ffffffff82e67010 r __retguard_3109
+ffffffff82e67018 r __retguard_3051
+ffffffff82e67020 r __retguard_2366
+ffffffff82e67028 r __retguard_810
+ffffffff82e67030 r __retguard_1823
+ffffffff82e67038 r __retguard_1220
+ffffffff82e67040 r __retguard_2752
+ffffffff82e67048 r __retguard_2803
+ffffffff82e67050 r __retguard_2415
+ffffffff82e67058 r __retguard_1355
+ffffffff82e67060 r __retguard_1634
+ffffffff82e67068 r __retguard_3722
+ffffffff82e67070 r __retguard_542
+ffffffff82e67078 r __retguard_2161
+ffffffff82e68000 r __retguard_1605
+ffffffff82e69000 r __retguard_1992
+ffffffff82e6a000 r __retguard_1944
+ffffffff82e6a008 r __retguard_3256
+ffffffff82e6b000 r __retguard_2095
+ffffffff82e6c000 r __retguard_496
+ffffffff82e6d000 r __retguard_3807
+ffffffff82e6d008 r __retguard_1590
+ffffffff82e6d010 r __retguard_48
+ffffffff82e6d018 r __retguard_1983
+ffffffff82e6e000 r __retguard_809
+ffffffff82e6e008 r __retguard_2462
+ffffffff82e6f000 r __retguard_406
+ffffffff82e6f008 r __retguard_1939
+ffffffff82e6f010 r __retguard_1057
+ffffffff82e70000 r __retguard_3970
+ffffffff82e71000 r __retguard_2199
+ffffffff82e71008 r __retguard_2492
+ffffffff82e72000 r __retguard_1813
+ffffffff82e72008 r __retguard_115
+ffffffff82e72010 r __retguard_2124
+ffffffff82e72018 r __retguard_1997
+ffffffff82e72020 r __retguard_1339
+ffffffff82e72028 r __retguard_1219
+ffffffff82e72030 r __retguard_3317
+ffffffff82e72038 r __retguard_3900
+ffffffff82e72040 r __retguard_1701
+ffffffff82e72048 r __retguard_377
+ffffffff82e73000 r __retguard_3381
+ffffffff82e73008 r __retguard_6
+ffffffff82e73010 r __retguard_3378
+ffffffff82e73018 r __retguard_923
+ffffffff82e74000 r __retguard_1272
+ffffffff82e75000 r __retguard_1611
+ffffffff82e75008 r __retguard_1022
+ffffffff82e76000 r __retguard_2802
+ffffffff82e77000 r __retguard_1254
+ffffffff82e78000 r __retguard_806
+ffffffff82e79000 r __retguard_3711
+ffffffff82e7a000 r __retguard_3345
+ffffffff82e7b000 r __retguard_1396
+ffffffff82e7b008 r __retguard_1603
+ffffffff82e7b010 r __retguard_3842
+ffffffff82e7b018 r __retguard_2650
+ffffffff82e7c000 r __retguard_3616
+ffffffff82e7d000 r __retguard_829
+ffffffff82e7e000 r __retguard_1651
+ffffffff82e7f000 r __retguard_455
+ffffffff82e7f008 r __retguard_2313
+ffffffff82e7f010 r __retguard_1756
+ffffffff82e7f018 r __retguard_1191
+ffffffff82e7f020 r __retguard_1294
+ffffffff82e7f028 r __retguard_2065
+ffffffff82e7f030 r __retguard_2795
+ffffffff82e7f038 r __retguard_3382
+ffffffff82e80000 r __retguard_2805
+ffffffff82e81000 r __retguard_3503
+ffffffff82e81008 r __retguard_1125
+ffffffff82e82000 r __retguard_3540
+ffffffff82e83000 r __retguard_2144
+ffffffff82e84000 r __retguard_560
+ffffffff82e85000 r __retguard_strchr
+ffffffff82e86000 r __retguard_strrchr
+ffffffff82e87000 r __retguard_memchr
+ffffffff82e88000 r __retguard_memcmp
+ffffffff82e89000 r __retguard_bcmp
+ffffffff82e8a000 r __retguard_bzero
+ffffffff82e8b000 r __retguard_memmove
+ffffffff82e8c000 r __retguard_ffs
+ffffffff82e8d000 r __retguard_memset
+ffffffff82e8e000 r __retguard_strcmp
+ffffffff82e8f000 r __retguard_strlen
+ffffffff82e90000 r __retguard_scanc
+ffffffff82e91000 r __retguard_skpc
+ffffffff82e92000 r __retguard_htonl
+ffffffff82e93000 r __retguard_htons
+ffffffff82e94000 r __retguard_358
+ffffffff82e94008 r __retguard_748
+ffffffff82e94010 r __retguard_1789
+ffffffff82e94018 r __retguard_2982
+ffffffff82e95000 r __retguard_3267
+ffffffff82e95008 r __retguard_1117
+ffffffff82e96000 r __retguard_935
+ffffffff82e97000 r __retguard_3075
+ffffffff82e98000 r __retguard_375
+ffffffff82e99000 r __retguard_1544
+ffffffff82e9a000 r __retguard_3726
+ffffffff82e9b000 r __retguard_3748
+ffffffff82e9c000 r __retguard_lgdt
+ffffffff82e9c008 r __retguard_setjmp
+ffffffff82e9c010 r __retguard_longjmp
+ffffffff82e9c018 r __retguard_cpu_switchto
+ffffffff82e9c020 r __retguard_cpu_idle_cycle
+ffffffff82e9c028 r __retguard_savectx
+ffffffff82e9c030 r __retguard_xrstor_user
+ffffffff82e9c038 r __retguard_fpusave
+ffffffff82e9c040 r __retguard_fpusavereset
+ffffffff82e9c048 r __retguard_xsetbv_user
+ffffffff82e9c050 r __retguard_pagezero
+ffffffff82e9c058 r __retguard_rdmsr_safe
+ffffffff82e9d000 r __retguard__key_expansion_128
+ffffffff82e9d008 r __retguard__key_expansion_192a
+ffffffff82e9d010 r __retguard__key_expansion_192b
+ffffffff82e9d018 r __retguard__key_expansion_256b
+ffffffff82e9d020 r __retguard_aesni_set_key
+ffffffff82e9d028 r __retguard_aesni_enc
+ffffffff82e9d030 r __retguard__aesni_enc1
+ffffffff82e9d038 r __retguard__aesni_enc4
+ffffffff82e9d040 r __retguard_aesni_dec
+ffffffff82e9d048 r __retguard__aesni_dec1
+ffffffff82e9d050 r __retguard__aesni_dec4
+ffffffff82e9d058 r __retguard_aesni_cbc_enc
+ffffffff82e9d060 r __retguard_aesni_cbc_dec
+ffffffff82e9d068 r __retguard__aesni_inc_init
+ffffffff82e9d070 r __retguard__aesni_inc
+ffffffff82e9d078 r __retguard_aesni_ctr_enc
+ffffffff82e9d080 r __retguard__aesni_gmac_gfmul
+ffffffff82e9d088 r __retguard_aesni_gmac_update
+ffffffff82e9d090 r __retguard_aesni_gmac_final
+ffffffff82e9d098 r __retguard_aesni_xts_enc
+ffffffff82e9d0a0 r __retguard_aesni_xts_dec
+ffffffff82e9d0a8 r __retguard__aesni_xts_tweak
+ffffffff82e9d0b0 r __retguard__aesni_xts_tweak_exp
+ffffffff82e9e000 r __retguard_2793
+ffffffff82e9e008 r __retguard_2876
+ffffffff82e9e010 r __retguard_3999
+ffffffff82e9e018 r __retguard_1260
+ffffffff82e9e020 r __retguard_2189
+ffffffff82e9e028 r __retguard_3901
+ffffffff82e9e030 r __retguard_3148
+ffffffff82e9e038 r __retguard_1105
+ffffffff82e9e040 r __retguard_1550
+ffffffff82e9f000 r __retguard_3798
+ffffffff82e9f008 r __retguard_2326
+ffffffff82ea0000 r __retguard_1808
+ffffffff82ea0008 r __retguard_610
+ffffffff82ea0010 r __retguard_664
+ffffffff82ea0018 r __retguard_147
+ffffffff82ea0020 r __retguard_3524
+ffffffff82ea0028 r __retguard_2120
+ffffffff82ea0030 r __retguard_2209
+ffffffff82ea0038 r __retguard_1284
+ffffffff82ea0040 r __retguard_3497
+ffffffff82ea0048 r __retguard_3593
+ffffffff82ea0050 r __retguard_3924
+ffffffff82ea0058 r __retguard_2341
+ffffffff82ea0060 r __retguard_2353
+ffffffff82ea1000 r __retguard_1798
+ffffffff82ea2000 r __retguard_2910
+ffffffff82ea3000 r __retguard_kcopy
+ffffffff82ea3008 r __retguard_copyoutstr
+ffffffff82ea4000 r __retguard_Xspllower
+ffffffff82ea5000 r __retguard_mds_handler_ivb
+ffffffff82ea5008 r __retguard_mds_handler_bdw
+ffffffff82ea5010 r __retguard_mds_handler_skl_sse
+ffffffff82ea5018 r __retguard_mds_handler_skl_avx
+ffffffff82ea5020 r __retguard_mds_handler_silvermont
+ffffffff82ea5028 r __retguard_mds_handler_knights
+ffffffff82ea6000 r __retguard_1843
+ffffffff82ea6008 r __retguard_345
+ffffffff82ea6010 r __retguard_3898
+ffffffff82ea6018 r __retguard_363
+ffffffff82ea6020 r __retguard_1639
+ffffffff82ea6028 r __retguard_1695
+ffffffff82ea6030 r __retguard_3933
+ffffffff82ea6038 r __retguard_83
+ffffffff82ea6040 r __retguard_2481
+ffffffff82ea6048 r __retguard_556
+ffffffff82ea6050 r __retguard_3630
+ffffffff82ea6058 r __retguard_998
+ffffffff82ea6060 r __retguard_398
+ffffffff82ea6068 r __retguard_1773
+ffffffff82ea6070 r __retguard_2634
+ffffffff82ea6078 r __retguard_401
+ffffffff82ea6080 r __retguard_1511
+ffffffff82ea6088 r __retguard_1846
+ffffffff82ea6090 r __retguard_1257
+ffffffff82ea6098 r __retguard_3829
+ffffffff82ea60a0 r __retguard_3789
+ffffffff82ea60a8 r __retguard_2810
+ffffffff82ea60b0 r __retguard_753
+ffffffff82ea60b8 r __retguard_1311
+ffffffff82ea60c0 r __retguard_3214
+ffffffff82ea60c8 r __retguard_701
+ffffffff82ea60d0 r __retguard_3799
+ffffffff82ea60d8 r __retguard_395
+ffffffff82ea60e0 r __retguard_3452
+ffffffff82ea60e8 r __retguard_844
+ffffffff82ea7000 r __retguard_1710
+ffffffff82ea8000 r __retguard_1943
+ffffffff82ea9000 r __retguard_1305
+ffffffff82eaa000 r __retguard_3702
+ffffffff82eab000 r __retguard_1713
+ffffffff82eac000 r __retguard_2177
+ffffffff82eac008 r __retguard_3126
+ffffffff82eac010 r __retguard_3274
+ffffffff82eac018 r __retguard_2499
+ffffffff82eac020 r __retguard_259
+ffffffff82ead000 r __retguard_3697
+ffffffff82eae000 r __retguard_2486
+ffffffff82eaf000 r __retguard_2897
+ffffffff82eaf008 r __retguard_2722
+ffffffff82eb0000 r __retguard_1145
+ffffffff82eb0008 r __retguard_3749
+ffffffff82eb0010 r __retguard_3825
+ffffffff82eb0018 r __retguard_3011
+ffffffff82eb0020 r __retguard_683
+ffffffff82eb0028 r __retguard_2118
+ffffffff82eb0030 r __retguard_1020
+ffffffff82eb0038 r __retguard_2
+ffffffff82eb1000 r __retguard_798
+ffffffff82eb2000 r __retguard_2111
+ffffffff82eb2008 r __retguard_1287
+ffffffff82eb2010 r __retguard_688
+ffffffff82eb2018 r __retguard_2789
+ffffffff82eb3000 r __retguard_1450
+ffffffff82eb3008 r __retguard_126
+ffffffff82eb3010 r __retguard_1673
+ffffffff82eb4000 r __retguard_349
+ffffffff82eb4008 r __retguard_1035
+ffffffff82eb4010 r __retguard_324
+ffffffff82eb4018 r __retguard_1641
+ffffffff82eb4020 r __retguard_910
+ffffffff82eb4028 r __retguard_963
+ffffffff82eb4030 r __retguard_272
+ffffffff82eb4038 r __retguard_2610
+ffffffff82eb4040 r __retguard_953
+ffffffff82eb5000 r __retguard_2115
+ffffffff82eb5008 r __retguard_3662
+ffffffff82eb6000 r __retguard_2285
+ffffffff82eb6008 r __retguard_2528
+ffffffff82eb6010 r __retguard_2996
+ffffffff82eb6018 r __retguard_2907
+ffffffff82eb6020 r __retguard_901
+ffffffff82eb6028 r __retguard_1768
+ffffffff82eb6030 r __retguard_225
+ffffffff82eb6038 r __retguard_2703
+ffffffff82eb6040 r __retguard_27
+ffffffff82eb6048 r __retguard_2102
+ffffffff82eb6050 r __retguard_3392
+ffffffff82eb6058 r __retguard_2458
+ffffffff82eb7000 r __retguard_416
+ffffffff82eb7008 r __retguard_2121
+ffffffff82eb7010 r __retguard_309
+ffffffff82eb8000 r __retguard_1812
+ffffffff82eb8008 r __retguard_2507
+ffffffff82eb9000 r __retguard_3356
+ffffffff82eb9008 r __retguard_1309
+ffffffff82eb9010 r __retguard_3518
+ffffffff82eb9018 r __retguard_2770
+ffffffff82eb9020 r __retguard_508
+ffffffff82eb9028 r __retguard_902
+ffffffff82eb9030 r __retguard_2246
+ffffffff82eb9038 r __retguard_3289
+ffffffff82eb9040 r __retguard_2040
+ffffffff82eb9048 r __retguard_883
+ffffffff82eb9050 r __retguard_3195
+ffffffff82eb9058 r __retguard_730
+ffffffff82eb9060 r __retguard_3740
+ffffffff82eb9068 r __retguard_1623
+ffffffff82eb9070 r __retguard_968
+ffffffff82eb9078 r __retguard_939
+ffffffff82eb9080 r __retguard_737
+ffffffff82eba000 r __retguard_3462
+ffffffff82ebb000 r __retguard_1780
+ffffffff82ebb008 r __retguard_2593
+ffffffff82ebb010 r __retguard_677
+ffffffff82ebb018 r __retguard_3877
+ffffffff82ebc000 r __retguard_452
+ffffffff82ebc008 r __retguard_808
+ffffffff82ebc010 r __retguard_2648
+ffffffff82ebc018 r __retguard_1872
+ffffffff82ebc020 r __retguard_1024
+ffffffff82ebc028 r __retguard_3238
+ffffffff82ebd000 r __retguard_2717
+ffffffff82ebe000 r __retguard_1389
+ffffffff82ebe008 r __retguard_2741
+ffffffff82ebf000 r __retguard_3337
+ffffffff82ec0000 r __retguard_3492
+ffffffff82ec1000 r __retguard_3600
+ffffffff82ec1008 r __retguard_1041
+ffffffff82ec1010 r __retguard_155
+ffffffff82ec1018 r __retguard_1557
+ffffffff82ec1020 r __retguard_1669
+ffffffff82ec1028 r __retguard_3663
+ffffffff82ec1030 r __retguard_1866
+ffffffff82ec1038 r __retguard_851
+ffffffff82ec1040 r __retguard_2403
+ffffffff82ec1048 r __retguard_208
+ffffffff82ec1050 r __retguard_1358
+ffffffff82ec1058 r __retguard_1980
+ffffffff82ec1060 r __retguard_1153
+ffffffff82ec1068 r __retguard_3215
+ffffffff82ec1070 r __retguard_3097
+ffffffff82ec1078 r __retguard_1826
+ffffffff82ec1080 r __retguard_1101
+ffffffff82ec1088 r __retguard_2709
+ffffffff82ec1090 r __retguard_2138
+ffffffff82ec2000 r __retguard_2117
+ffffffff82ec2008 r __retguard_3538
+ffffffff82ec2010 r __retguard_790
+ffffffff82ec2018 r __retguard_1861
+ffffffff82ec2020 r __retguard_1674
+ffffffff82ec2028 r __retguard_828
+ffffffff82ec2030 r __retguard_899
+ffffffff82ec2038 r __retguard_757
+ffffffff82ec2040 r __retguard_3986
+ffffffff82ec2048 r __retguard_203
+ffffffff82ec2050 r __retguard_2651
+ffffffff82ec2058 r __retguard_1723
+ffffffff82ec3000 r __retguard_2602
+ffffffff82ec3008 r __retguard_1801
+ffffffff82ec4000 r __retguard_1664
+ffffffff82ec4008 r __retguard_3860
+ffffffff82ec4010 r __retguard_2482
+ffffffff82ec4018 r __retguard_1689
+ffffffff82ec4020 r __retguard_2945
+ffffffff82ec4028 r __retguard_3723
+ffffffff82ec4030 r __retguard_3278
+ffffffff82ec4038 r __retguard_3918
+ffffffff82ec4040 r __retguard_374
+ffffffff82ec4048 r __retguard_1337
+ffffffff82ec4050 r __retguard_3471
+ffffffff82ec4058 r __retguard_1614
+ffffffff82ec4060 r __retguard_183
+ffffffff82ec4068 r __retguard_2568
+ffffffff82ec4070 r __retguard_3717
+ffffffff82ec4078 r __retguard_1568
+ffffffff82ec4080 r __retguard_2742
+ffffffff82ec5000 r __retguard_1179
+ffffffff82ec6000 r __retguard_3141
+ffffffff82ec6008 r __retguard_1449
+ffffffff82ec6010 r __retguard_1582
+ffffffff82ec6018 r __retguard_1299
+ffffffff82ec6020 r __retguard_552
+ffffffff82ec6028 r __retguard_2440
+ffffffff82ec6030 r __retguard_456
+ffffffff82ec6038 r __retguard_1089
+ffffffff82ec6040 r __retguard_2998
+ffffffff82ec6048 r __retguard_970
+ffffffff82ec6050 r __retguard_928
+ffffffff82ec6058 r __retguard_1116
+ffffffff82ec6060 r __retguard_2587
+ffffffff82ec6068 r __retguard_2632
+ffffffff82ec6070 r __retguard_2052
+ffffffff82ec6078 r __retguard_281
+ffffffff82ec6080 r __retguard_1210
+ffffffff82ec7000 r __retguard_1873
+ffffffff82ec7008 r __retguard_786
+ffffffff82ec7010 r __retguard_729
+ffffffff82ec7018 r __retguard_3595
+ffffffff82ec7020 r __retguard_3623
+ffffffff82ec7028 r __retguard_1588
+ffffffff82ec7030 r __retguard_2884
+ffffffff82ec7038 r __retguard_1878
+ffffffff82ec7040 r __retguard_2493
+ffffffff82ec7048 r __retguard_885
+ffffffff82ec7050 r __retguard_2645
+ffffffff82ec7058 r __retguard_2103
+ffffffff82ec7060 r __retguard_370
+ffffffff82ec8000 r __retguard_1984
+ffffffff82ec8008 r __retguard_1368
+ffffffff82ec9000 r __retguard_2670
+ffffffff82ec9008 r __retguard_472
+ffffffff82ec9010 r __retguard_3650
+ffffffff82ec9018 r __retguard_2745
+ffffffff82ec9020 r __retguard_1429
+ffffffff82ec9028 r __retguard_2584
+ffffffff82ec9030 r __retguard_2970
+ffffffff82ec9038 r __retguard_2436
+ffffffff82ec9040 r __retguard_1530
+ffffffff82ec9048 r __retguard_3268
+ffffffff82ec9050 r __retguard_918
+ffffffff82ec9058 r __retguard_2516
+ffffffff82ec9060 r __retguard_1184
+ffffffff82ec9068 r __retguard_460
+ffffffff82ec9070 r __retguard_707
+ffffffff82eca000 r __retguard_2278
+ffffffff82eca008 r __retguard_1055
+ffffffff82eca010 r __retguard_3285
+ffffffff82eca018 r __retguard_2295
+ffffffff82eca020 r __retguard_1479
+ffffffff82eca028 r __retguard_2708
+ffffffff82eca030 r __retguard_2423
+ffffffff82eca038 r __retguard_1119
+ffffffff82eca040 r __retguard_1417
+ffffffff82eca048 r __retguard_3089
+ffffffff82eca050 r __retguard_685
+ffffffff82ecb000 r __retguard_320
+ffffffff82ecb008 r __retguard_1686
+ffffffff82ecb010 r __retguard_647
+ffffffff82ecb018 r __retguard_2920
+ffffffff82ecb020 r __retguard_2524
+ffffffff82ecb028 r __retguard_3444
+ffffffff82ecb030 r __retguard_2258
+ffffffff82ecb038 r __retguard_976
+ffffffff82ecb040 r __retguard_3887
+ffffffff82ecb048 r __retguard_3659
+ffffffff82ecb050 r __retguard_170
+ffffffff82ecb058 r __retguard_1746
+ffffffff82ecb060 r __retguard_2465
+ffffffff82ecb068 r __retguard_301
+ffffffff82ecb070 r __retguard_1837
+ffffffff82ecb078 r __retguard_3242
+ffffffff82ecb080 r __retguard_2790
+ffffffff82ecb088 r __retguard_3834
+ffffffff82ecb090 r __retguard_801
+ffffffff82ecb098 r __retguard_1865
+ffffffff82ecb0a0 r __retguard_184
+ffffffff82ecb0a8 r __retguard_1636
+ffffffff82ecb0b0 r __retguard_758
+ffffffff82ecb0b8 r __retguard_1369
+ffffffff82ecb0c0 r __retguard_2000
+ffffffff82ecb0c8 r __retguard_1885
+ffffffff82ecb0d0 r __retguard_3368
+ffffffff82ecb0d8 r __retguard_2219
+ffffffff82ecb0e0 r __retguard_1883
+ffffffff82ecb0e8 r __retguard_3669
+ffffffff82ecb0f0 r __retguard_946
+ffffffff82ecb0f8 r __retguard_3351
+ffffffff82ecb100 r __retguard_3101
+ffffffff82ecb108 r __retguard_1681
+ffffffff82ecb110 r __retguard_1932
+ffffffff82ecb118 r __retguard_535
+ffffffff82ecc000 r __retguard_325
+ffffffff82ecc008 r __retguard_2498
+ffffffff82ecc010 r __retguard_3352
+ffffffff82ecc018 r __retguard_594
+ffffffff82ecc020 r __retguard_1446
+ffffffff82ecc028 r __retguard_2696
+ffffffff82ecc030 r __retguard_1952
+ffffffff82ecc038 r __retguard_2127
+ffffffff82ecd000 r __retguard_2559
+ffffffff82ecd008 r __retguard_1322
+ffffffff82ecd010 r __retguard_2551
+ffffffff82ecd018 r __retguard_1764
+ffffffff82ecd020 r __retguard_1419
+ffffffff82ece000 r __retguard_2239
+ffffffff82ece008 r __retguard_2817
+ffffffff82ece010 r __retguard_2630
+ffffffff82ece018 r __retguard_787
+ffffffff82ecf000 r __retguard_36
+ffffffff82ecf008 r __retguard_2490
+ffffffff82ecf010 r __retguard_2734
+ffffffff82ecf018 r __retguard_623
+ffffffff82ecf020 r __retguard_2332
+ffffffff82ecf028 r __retguard_3771
+ffffffff82ecf030 r __retguard_2225
+ffffffff82ecf038 r __retguard_256
+ffffffff82ecf040 r __retguard_2750
+ffffffff82ecf048 r __retguard_1182
+ffffffff82ecf050 r __retguard_1212
+ffffffff82ecf058 r __retguard_779
+ffffffff82ecf060 r __retguard_3467
+ffffffff82ecf068 r __retguard_3254
+ffffffff82ecf070 r __retguard_2074
+ffffffff82ed0000 r __retguard_2611
+ffffffff82ed0008 r __retguard_443
+ffffffff82ed0010 r __retguard_633
+ffffffff82ed0018 r __retguard_1409
+ffffffff82ed1000 r __retguard_212
+ffffffff82ed1008 r __retguard_3542
+ffffffff82ed1010 r __retguard_2736
+ffffffff82ed1018 r __retguard_3501
+ffffffff82ed1020 r __retguard_2399
+ffffffff82ed1028 r __retguard_389
+ffffffff82ed2000 r __retguard_3491
+ffffffff82ed2008 r __retguard_1038
+ffffffff82ed2010 r __retguard_2333
+ffffffff82ed3000 r __retguard_3164
+ffffffff82ed3008 r __retguard_3939
+ffffffff82ed3010 r __retguard_704
+ffffffff82ed4000 r __retguard_1567
+ffffffff82ed4008 r __retguard_131
+ffffffff82ed4010 r __retguard_3246
+ffffffff82ed5000 r __retguard_3271
+ffffffff82ed5008 r __retguard_3614
+ffffffff82ed5010 r __retguard_1787
+ffffffff82ed5018 r __retguard_121
+ffffffff82ed5020 r __retguard_903
+ffffffff82ed5028 r __retguard_2269
+ffffffff82ed5030 r __retguard_1495
+ffffffff82ed5038 r __retguard_3674
+ffffffff82ed5040 r __retguard_574
+ffffffff82ed6000 r __retguard_3949
+ffffffff82ed6008 r __retguard_1420
+ffffffff82ed6010 r __retguard_1131
+ffffffff82ed6018 r __retguard_1348
+ffffffff82ed6020 r __retguard_67
+ffffffff82ed6028 r __retguard_3682
+ffffffff82ed7000 r __retguard_966
+ffffffff82ed7008 r __retguard_3366
+ffffffff82ed8000 r __retguard_1363
+ffffffff82ed9000 r __retguard_2870
+ffffffff82eda000 r __retguard_1889
+ffffffff82edb000 r __retguard_509
+ffffffff82edc000 r __retguard_1273
+ffffffff82edd000 r __retguard_3261
+ffffffff82edd008 r __retguard_3004
+ffffffff82ede000 r __retguard_3620
+ffffffff82ede008 r __retguard_2485
+ffffffff82edf000 r __retguard_1176
+ffffffff82edf008 r __retguard_3729
+ffffffff82edf010 r __retguard_1816
+ffffffff82ee0000 r __retguard_1533
+ffffffff82ee0008 r __retguard_3231
+ffffffff82ee0010 r __retguard_743
+ffffffff82ee0018 r __retguard_3944
+ffffffff82ee1000 r __retguard_2639
+ffffffff82ee1008 r __retguard_800
+ffffffff82ee2000 r __retguard_2915
+ffffffff82ee2008 r __retguard_71
+ffffffff82ee2010 r __retguard_2125
+ffffffff82ee2018 r __retguard_2578
+ffffffff82ee2020 r __retguard_3699
+ffffffff82ee2028 r __retguard_481
+ffffffff82ee2030 r __retguard_3464
+ffffffff82ee2038 r __retguard_3934
+ffffffff82ee2040 r __retguard_328
+ffffffff82ee3000 r __retguard_1293
+ffffffff82ee4000 r __retguard_2711
+ffffffff82ee5000 r __retguard_1061
+ffffffff82ee6000 r __retguard_3828
+ffffffff82ee7000 r __retguard_3774
+ffffffff82ee8000 r __retguard_1871
+ffffffff82ee8008 r __retguard_2973
+ffffffff82ee8010 r __retguard_695
+ffffffff82ee9000 r __retguard_1683
+ffffffff82eea000 r __retguard_1365
+ffffffff82eeb000 r __retguard_1845
+ffffffff82eec000 r __retguard_2077
+ffffffff82eec008 r __retguard_3066
+ffffffff82eec010 r __retguard_3571
+ffffffff82eed000 r __retguard_2831
+ffffffff82eee000 r __retguard_3077
+ffffffff82eee008 r __retguard_713
+ffffffff82eef000 r __retguard_2840
+ffffffff82ef0000 r __retguard_1239
+ffffffff82ef1000 r __retguard_2214
+ffffffff82ef2000 r __retguard_2585
+ffffffff82ef3000 r __retguard_2397
+ffffffff82ef3008 r __retguard_1606
+ffffffff82ef3010 r __retguard_3294
+ffffffff82ef3018 r __retguard_982
+ffffffff82ef3020 r __retguard_1295
+ffffffff82ef3028 r __retguard_1443
+ffffffff82ef3030 r __retguard_2735
+ffffffff82ef3038 r __retguard_2511
+ffffffff82ef3040 r __retguard_2697
+ffffffff82ef3048 r __retguard_1929
+ffffffff82ef3050 r __retguard_3416
+ffffffff82ef3058 r __retguard_2714
+ffffffff82ef3060 r __retguard_334
+ffffffff82ef3068 r __retguard_697
+ffffffff82ef3070 r __retguard_3353
+ffffffff82ef4000 r __retguard_565
+ffffffff82ef4008 r __retguard_2033
+ffffffff82ef4010 r __retguard_3112
+ffffffff82ef4018 r __retguard_1759
+ffffffff82ef4020 r __retguard_1503
+ffffffff82ef4028 r __retguard_383
+ffffffff82ef4030 r __retguard_2402
+ffffffff82ef4038 r __retguard_1903
+ffffffff82ef5000 r __retguard_1524
+ffffffff82ef6000 r __retguard_1388
+ffffffff82ef6008 r __retguard_1532
+ffffffff82ef6010 r __retguard_341
+ffffffff82ef6018 r __retguard_404
+ffffffff82ef7000 r __retguard_1937
+ffffffff82ef8000 r __retguard_249
+ffffffff82ef8008 r __retguard_3956
+ffffffff82ef8010 r __retguard_3905
+ffffffff82ef8018 r __retguard_2753
+ffffffff82ef8020 r __retguard_1025
+ffffffff82ef8028 r __retguard_3969
+ffffffff82ef9000 r __retguard_3952
+ffffffff82efa000 r __retguard_3315
+ffffffff82efb000 r __retguard_922
+ffffffff82efc000 r __retguard_1502
+ffffffff82efd000 r __retguard_3094
+ffffffff82efe000 r __retguard_2275
+ffffffff82efe008 r __retguard_2547
+ffffffff82efe010 r __retguard_911
+ffffffff82efe018 r __retguard_1661
+ffffffff82efe020 r __retguard_3738
+ffffffff82efe028 r __retguard_435
+ffffffff82efe030 r __retguard_205
+ffffffff82efe038 r __retguard_1805
+ffffffff82eff000 r __retguard_895
+ffffffff82eff008 r __retguard_1982
+ffffffff82f00000 r __retguard_105
+ffffffff82f01000 r __retguard_166
+ffffffff82f02000 r __retguard_2364
+ffffffff82f02008 r __retguard_3701
+ffffffff82f02010 r __retguard_2903
+ffffffff82f02018 r __retguard_1462
+ffffffff82f02020 r __retguard_2137
+ffffffff82f02028 r __retguard_3687
+ffffffff82f02030 r __retguard_2964
+ffffffff82f03000 r __retguard_3043
+ffffffff82f04000 r __retguard_1996
+ffffffff82f05000 r __retguard_1049
+ffffffff82f05008 r __retguard_3937
+ffffffff82f06000 r __retguard_322
+ffffffff82f06008 r __retguard_2356
+ffffffff82f07000 r __retguard_144
+ffffffff82f08000 r __retguard_2080
+ffffffff82f08008 r __retguard_2747
+ffffffff82f09000 r __retguard_1259
+ffffffff82f09008 r __retguard_962
+ffffffff82f09010 r __retguard_3884
+ffffffff82f09018 r __retguard_1370
+ffffffff82f0a000 r __retguard_1441
+ffffffff82f0a008 r __retguard_1647
+ffffffff82f0a010 r __retguard_2130
+ffffffff82f0a018 r __retguard_2442
+ffffffff82f0b000 r __retguard_427
+ffffffff82f0c000 r __retguard_2754
+ffffffff82f0c008 r __retguard_1792
+ffffffff82f0c010 r __retguard_2783
+ffffffff82f0c018 r __retguard_794
+ffffffff82f0c020 r __retguard_457
+ffffffff82f0c028 r __retguard_162
+ffffffff82f0c030 r __retguard_876
+ffffffff82f0c038 r __retguard_176
+ffffffff82f0c040 r __retguard_3429
+ffffffff82f0c048 r __retguard_1366
+ffffffff82f0c050 r __retguard_3161
+ffffffff82f0c058 r __retguard_2531
+ffffffff82f0c060 r __retguard_332
+ffffffff82f0c068 r __retguard_676
+ffffffff82f0c070 r __retguard_1974
+ffffffff82f0c078 r __retguard_2999
+ffffffff82f0c080 r __retguard_1560
+ffffffff82f0c088 r __retguard_3027
+ffffffff82f0c090 r __retguard_3521
+ffffffff82f0d000 r __retguard_3685
+ffffffff82f0d008 r __retguard_938
+ffffffff82f0e000 r __retguard_3419
+ffffffff82f0f000 r __retguard_1505
+ffffffff82f10000 r __retguard_2665
+ffffffff82f11000 r __retguard_1115
+ffffffff82f11008 r __retguard_2885
+ffffffff82f11010 r __retguard_1481
+ffffffff82f12000 r __retguard_822
+ffffffff82f13000 r __retguard_1884
+ffffffff82f13008 r __retguard_807
+ffffffff82f13010 r __retguard_3958
+ffffffff82f14000 r __retguard_927
+ffffffff82f15000 r __retguard_3928
+ffffffff82f15008 r __retguard_3494
+ffffffff82f15010 r __retguard_2092
+ffffffff82f16000 r __retguard_1043
+ffffffff82f16008 r __retguard_2256
+ffffffff82f17000 r __retguard_3276
+ffffffff82f17008 r __retguard_138
+ffffffff82f18000 r __retguard_745
+ffffffff82f18008 r __retguard_1927
+ffffffff82f19000 r __retguard_3310
+ffffffff82f19008 r __retguard_1354
+ffffffff82f1a000 r __retguard_1633
+ffffffff82f1a008 r __retguard_848
+ffffffff82f1a010 r __retguard_3840
+ffffffff82f1a018 r __retguard_3314
+ffffffff82f1a020 r __retguard_3847
+ffffffff82f1a028 r __retguard_1522
+ffffffff82f1a030 r __retguard_1593
+ffffffff82f1a038 r __retguard_3991
+ffffffff82f1a040 r __retguard_2653
+ffffffff82f1a048 r __retguard_1657
+ffffffff82f1b000 r __retguard_3047
+ffffffff82f1b008 r __retguard_532
+ffffffff82f1b010 r __retguard_172
+ffffffff82f1b018 r __retguard_2211
+ffffffff82f1b020 r __retguard_3508
+ffffffff82f1b028 r __retguard_3556
+ffffffff82f1c000 r __retguard_1621
+ffffffff82f1d000 r __retguard_1991
+ffffffff82f1d008 r __retguard_3421
+ffffffff82f1e000 r __retguard_3781
+ffffffff82f1f000 r __retguard_3513
+ffffffff82f20000 r __retguard_1688
+ffffffff82f21000 r __retguard_3076
+ffffffff82f21008 r __retguard_1014
+ffffffff82f22000 r __retguard_868
+ffffffff82f23000 r __retguard_2833
+ffffffff82f24000 r __retguard_1029
+ffffffff82f25000 r __retguard_578
+ffffffff82f26000 r __retguard_2443
+ffffffff82f27000 r __retguard_1888
+ffffffff82f28000 r __retguard_1399
+ffffffff82f29000 r __retguard_2207
+ffffffff82f2a000 r __retguard_2308
+ffffffff82f2b000 r __retguard_2662
+ffffffff82f2c000 r __retguard_2983
+ffffffff82f2d000 r __retguard_3597
+ffffffff82f2e000 r __retguard_700
+ffffffff82f2f000 r __retguard_2455
+ffffffff82f30000 r __retguard_2484
+ffffffff82f31000 r __retguard_3062
+ffffffff82f32000 r __retguard_1062
+ffffffff82f32008 r __retguard_2527
+ffffffff82f33000 r __retguard_3338
+ffffffff82f33008 r __retguard_1648
+ffffffff82f33010 r __retguard_3968
+ffffffff82f33018 r __retguard_1776
+ffffffff82f33020 r __retguard_912
+ffffffff82f33028 r __retguard_2069
+ffffffff82f33030 r __retguard_2934
+ffffffff82f33038 r __retguard_967
+ffffffff82f34000 r __retguard_1008
+ffffffff82f35000 r __retguard_3016
+ffffffff82f36000 r __retguard_3350
+ffffffff82f36008 r __retguard_2263
+ffffffff82f37000 r __retguard_1193
+ffffffff82f38000 r __retguard_1360
+ffffffff82f39000 r __retguard_2066
+ffffffff82f39008 r __retguard_3596
+ffffffff82f39010 r __retguard_2924
+ffffffff82f3a000 r __retguard_1262
+ffffffff82f3b000 r __retguard_1886
+ffffffff82f3b008 r __retguard_3569
+ffffffff82f3c000 r __retguard_1372
+ffffffff82f3d000 r __retguard_38
+ffffffff82f3d008 r __retguard_639
+ffffffff82f3d010 r __retguard_2417
+ffffffff82f3e000 r __retguard_723
+ffffffff82f3f000 r __retguard_308
+ffffffff82f3f008 r __retguard_483
+ffffffff82f40000 r __retguard_318
+ffffffff82f40008 r __retguard_3845
+ffffffff82f41000 r __retguard_2567
+ffffffff82f42000 r __retguard_3797
+ffffffff82f42008 r __retguard_2468
+ffffffff82f42010 r __retguard_2280
+ffffffff82f42018 r __retguard_1499
+ffffffff82f42020 r __retguard_1123
+ffffffff82f42028 r __retguard_1108
+ffffffff82f42030 r __retguard_2476
+ffffffff82f42038 r __retguard_1734
+ffffffff82f42040 r __retguard_768
+ffffffff82f42048 r __retguard_1047
+ffffffff82f42050 r __retguard_1460
+ffffffff82f42058 r __retguard_539
+ffffffff82f42060 r __retguard_129
+ffffffff82f42068 r __retguard_2477
+ffffffff82f43000 r __retguard_1940
+ffffffff82f43008 r __retguard_1427
+ffffffff82f43010 r __retguard_222
+ffffffff82f43018 r __retguard_2170
+ffffffff82f43020 r __retguard_112
+ffffffff82f43028 r __retguard_2694
+ffffffff82f44000 r __retguard_845
+ffffffff82f44008 r __retguard_1970
+ffffffff82f44010 r __retguard_3341
+ffffffff82f44018 r __retguard_217
+ffffffff82f44020 r __retguard_1507
+ffffffff82f44028 r __retguard_3813
+ffffffff82f45000 r __retguard_815
+ffffffff82f45008 r __retguard_3977
+ffffffff82f45010 r __retguard_3713
+ffffffff82f45018 r __retguard_2006
+ffffffff82f45020 r __retguard_2500
+ffffffff82f45028 r __retguard_392
+ffffffff82f45030 r __retguard_2191
+ffffffff82f45038 r __retguard_1934
+ffffffff82f45040 r __retguard_1215
+ffffffff82f45048 r __retguard_1377
+ffffffff82f45050 r __retguard_1379
+ffffffff82f46000 r __retguard_2513
+ffffffff82f46008 r __retguard_2804
+ffffffff82f47000 r __retguard_1306
+ffffffff82f47008 r __retguard_3227
+ffffffff82f47010 r __retguard_3002
+ffffffff82f47018 r __retguard_1758
+ffffffff82f47020 r __retguard_1248
+ffffffff82f47028 r __retguard_139
+ffffffff82f47030 r __retguard_2475
+ffffffff82f47038 r __retguard_3736
+ffffffff82f47040 r __retguard_3349
+ffffffff82f47048 r __retguard_3576
+ffffffff82f47050 r __retguard_1741
+ffffffff82f48000 r __retguard_3422
+ffffffff82f48008 r __retguard_3236
+ffffffff82f48010 r __retguard_2003
+ffffffff82f48018 r __retguard_984
+ffffffff82f48020 r __retguard_3251
+ffffffff82f48028 r __retguard_977
+ffffffff82f49000 r __retguard_859
+ffffffff82f49008 r __retguard_1440
+ffffffff82f4a000 r __retguard_936
+ffffffff82f4a008 r __retguard_2028
+ffffffff82f4a010 r __retguard_2294
+ffffffff82f4a018 r __retguard_2631
+ffffffff82f4a020 r __retguard_1330
+ffffffff82f4a028 r __retguard_2210
+ffffffff82f4a030 r __retguard_750
+ffffffff82f4a038 r __retguard_1298
+ffffffff82f4a040 r __retguard_1908
+ffffffff82f4a048 r __retguard_1638
+ffffffff82f4b000 r __retguard_2319
+ffffffff82f4b008 r __retguard_1002
+ffffffff82f4b010 r __retguard_1307
+ffffffff82f4b018 r __retguard_3105
+ffffffff82f4b020 r __retguard_405
+ffffffff82f4b028 r __retguard_3608
+ffffffff82f4b030 r __retguard_3304
+ffffffff82f4c000 r __retguard_1297
+ffffffff82f4c008 r __retguard_1158
+ffffffff82f4c010 r __retguard_3910
+ffffffff82f4c018 r __retguard_2655
+ffffffff82f4c020 r __retguard_551
+ffffffff82f4c028 r __retguard_2297
+ffffffff82f4c030 r __retguard_1190
+ffffffff82f4c038 r __retguard_3006
+ffffffff82f4c040 r __retguard_1042
+ffffffff82f4d000 r __retguard_1030
+ffffffff82f4e000 r __retguard_3415
+ffffffff82f4e008 r __retguard_3872
+ffffffff82f4f000 r __retguard_515
+ffffffff82f4f008 r __retguard_1280
+ffffffff82f50000 r __retguard_216
+ffffffff82f50008 r __retguard_429
+ffffffff82f51000 r __retguard_3202
+ffffffff82f51008 r __retguard_913
+ffffffff82f52000 r __retguard_436
+ffffffff82f52008 r __retguard_2965
+ffffffff82f52010 r __retguard_2579
+ffffffff82f52018 r __retguard_1827
+ffffffff82f53000 r __retguard_1735
+ffffffff82f54000 r __retguard_602
+ffffffff82f54008 r __retguard_3463
+ffffffff82f54010 r __retguard_1966
+ffffffff82f54018 r __retguard_754
+ffffffff82f54020 r __retguard_3565
+ffffffff82f54028 r __retguard_997
+ffffffff82f54030 r __retguard_865
+ffffffff82f54038 r __retguard_252
+ffffffff82f54040 r __retguard_3684
+ffffffff82f55000 r __retguard_2184
+ffffffff82f56000 r __retguard_826
+ffffffff82f56008 r __retguard_2685
+ffffffff82f56010 r __retguard_501
+ffffffff82f56018 r __retguard_545
+ffffffff82f56020 r __retguard_650
+ffffffff82f56028 r __retguard_1266
+ffffffff82f56030 r __retguard_3170
+ffffffff82f56038 r __retguard_2425
+ffffffff82f56040 r __retguard_874
+ffffffff82f56048 r __retguard_2075
+ffffffff82f56050 r __retguard_1185
+ffffffff82f56058 r __retguard_2725
+ffffffff82f56060 r __retguard_2847
+ffffffff82f56068 r __retguard_1118
+ffffffff82f56070 r __retguard_669
+ffffffff82f56078 r __retguard_26
+ffffffff82f56080 r __retguard_1640
+ffffffff82f56088 r __retguard_3107
+ffffffff82f56090 r __retguard_1535
+ffffffff82f56098 r __retguard_3772
+ffffffff82f560a0 r __retguard_3050
+ffffffff82f560a8 r __retguard_1253
+ffffffff82f560b0 r __retguard_2822
+ffffffff82f560b8 r __retguard_411
+ffffffff82f560c0 r __retguard_3765
+ffffffff82f560c8 r __retguard_1591
+ffffffff82f560d0 r __retguard_410
+ffffffff82f560d8 r __retguard_470
+ffffffff82f560e0 r __retguard_1562
+ffffffff82f57000 r __retguard_3791
+ffffffff82f57008 r __retguard_2167
+ffffffff82f57010 r __retguard_2956
+ffffffff82f57018 r __retguard_2270
+ffffffff82f57020 r __retguard_3755
+ffffffff82f57028 r __retguard_230
+ffffffff82f57030 r __retguard_159
+ffffffff82f57038 r __retguard_1380
+ffffffff82f57040 r __retguard_1211
+ffffffff82f57048 r __retguard_3806
+ffffffff82f57050 r __retguard_2215
+ffffffff82f57058 r __retguard_2719
+ffffffff82f57060 r __retguard_817
+ffffffff82f57068 r __retguard_2093
+ffffffff82f57070 r __retguard_387
+ffffffff82f57078 r __retguard_153
+ffffffff82f57080 r __retguard_3055
+ffffffff82f57088 r __retguard_3435
+ffffffff82f57090 r __retguard_1715
+ffffffff82f57098 r __retguard_1346
+ffffffff82f570a0 r __retguard_521
+ffffffff82f570a8 r __retguard_2519
+ffffffff82f570b0 r __retguard_3030
+ffffffff82f570b8 r __retguard_1491
+ffffffff82f570c0 r __retguard_3795
+ffffffff82f570c8 r __retguard_258
+ffffffff82f570d0 r __retguard_1127
+ffffffff82f570d8 r __retguard_937
+ffffffff82f570e0 r __retguard_3997
+ffffffff82f570e8 r __retguard_2185
+ffffffff82f570f0 r __retguard_2060
+ffffffff82f58000 r __retguard_1352
+ffffffff82f58008 r __retguard_2818
+ffffffff82f58010 r __retguard_408
+ffffffff82f58018 r __retguard_1357
+ffffffff82f58020 r __retguard_2289
+ffffffff82f58028 r __retguard_1950
+ffffffff82f58030 r __retguard_2418
+ffffffff82f58038 r __retguard_194
+ffffffff82f58040 r __retguard_2173
+ffffffff82f58048 r __retguard_884
+ffffffff82f58050 r __retguard_19
+ffffffff82f58058 r __retguard_2782
+ffffffff82f58060 r __retguard_1716
+ffffffff82f58068 r __retguard_1961
+ffffffff82f58070 r __retguard_494
+ffffffff82f58078 r __retguard_2251
+ffffffff82f58080 r __retguard_1774
+ffffffff82f58088 r __retguard_1103
+ffffffff82f58090 r __retguard_499
+ffffffff82f58098 r __retguard_1474
+ffffffff82f580a0 r __retguard_2777
+ffffffff82f59000 r __retguard_1286
+ffffffff82f59008 r __retguard_458
+ffffffff82f59010 r __retguard_2293
+ffffffff82f59018 r __retguard_3326
+ffffffff82f59020 r __retguard_1177
+ffffffff82f59028 r __retguard_30
+ffffffff82f59030 r __retguard_1066
+ffffffff82f59038 r __retguard_2574
+ffffffff82f59040 r __retguard_1892
+ffffffff82f5a000 r __retguard_1464
+ffffffff82f5a008 r __retguard_1204
+ffffffff82f5a010 r __retguard_2573
+ffffffff82f5a018 r __retguard_2713
+ffffffff82f5a020 r __retguard_1393
+ffffffff82f5a028 r __retguard_2994
+ffffffff82f5a030 r __retguard_254
+ffffffff82f5a038 r __retguard_2778
+ffffffff82f5a040 r __retguard_682
+ffffffff82f5a048 r __retguard_2687
+ffffffff82f5a050 r __retguard_3096
+ffffffff82f5b000 r __retguard_3374
+ffffffff82f5b008 r __retguard_1111
+ffffffff82f5b010 r __retguard_1916
+ffffffff82f5b018 r __retguard_3311
+ffffffff82f5b020 r __retguard_3211
+ffffffff82f5b028 r __retguard_1074
+ffffffff82f5b030 r __retguard_3899
+ffffffff82f5b038 r __retguard_1749
+ffffffff82f5b040 r __retguard_1156
+ffffffff82f5b048 r __retguard_1349
+ffffffff82f5b050 r __retguard_3979
+ffffffff82f5b058 r __retguard_1387
+ffffffff82f5b060 r __retguard_3602
+ffffffff82f5c000 r __retguard_432
+ffffffff82f5c008 r __retguard_3308
+ffffffff82f5c010 r __retguard_1362
+ffffffff82f5d000 r __retguard_2413
+ffffffff82f5d008 r __retguard_106
+ffffffff82f5d010 r __retguard_1104
+ffffffff82f5d018 r __retguard_3601
+ffffffff82f5d020 r __retguard_2757
+ffffffff82f5d028 r __retguard_2733
+ffffffff82f5d030 r __retguard_2883
+ffffffff82f5d038 r __retguard_719
+ffffffff82f5d040 r __retguard_1724
+ffffffff82f5d048 r __retguard_2123
+ffffffff82f5d050 r __retguard_1034
+ffffffff82f5e000 r __retguard_3526
+ffffffff82f5e008 r __retguard_1552
+ffffffff82f5f000 r __retguard_276
+ffffffff82f60000 r __retguard_1833
+ffffffff82f60008 r __retguard_118
+ffffffff82f60010 r __retguard_3204
+ffffffff82f60018 r __retguard_2647
+ffffffff82f61000 r __retguard_3660
+ffffffff82f61008 r __retguard_3313
+ffffffff82f61010 r __retguard_512
+ffffffff82f61018 r __retguard_725
+ffffffff82f61020 r __retguard_88
+ffffffff82f61028 r __retguard_1070
+ffffffff82f62000 r __retguard_2030
+ffffffff82f62008 r __retguard_969
+ffffffff82f62010 r __retguard_3339
+ffffffff82f62018 r __retguard_313
+ffffffff82f62020 r __retguard_462
+ffffffff82f62028 r __retguard_253
+ffffffff82f62030 r __retguard_2372
+ffffffff82f62038 r __retguard_3108
+ffffffff82f62040 r __retguard_2146
+ffffffff82f62048 r __retguard_1867
+ffffffff82f62050 r __retguard_2354
+ffffffff82f62058 r __retguard_3680
+ffffffff82f62060 r __retguard_99
+ffffffff82f62068 r __retguard_1650
+ffffffff82f62070 r __retguard_2101
+ffffffff82f62078 r __retguard_2026
+ffffffff82f62080 r __retguard_1189
+ffffffff82f62088 r __retguard_11
+ffffffff82f62090 r __retguard_1085
+ffffffff82f62098 r __retguard_1167
+ffffffff82f620a0 r __retguard_80
+ffffffff82f620a8 r __retguard_554
+ffffffff82f63000 r __retguard_3892
+ffffffff82f63008 r __retguard_3436
+ffffffff82f63010 r __retguard_3821
+ffffffff82f63018 r __retguard_2836
+ffffffff82f63020 r __retguard_1783
+ffffffff82f63028 r __retguard_1094
+ffffffff82f64000 r __retguard_3800
+ffffffff82f64008 r __retguard_2882
+ffffffff82f64010 r __retguard_3673
+ffffffff82f65000 r __retguard_872
+ffffffff82f65008 r __retguard_2751
+ffffffff82f65010 r __retguard_3832
+ffffffff82f65018 r __retguard_175
+ffffffff82f65020 r __retguard_3880
+ffffffff82f65028 r __retguard_2813
+ffffffff82f65030 r __retguard_2491
+ffffffff82f65038 r __retguard_1809
+ffffffff82f65040 r __retguard_475
+ffffffff82f65048 r __retguard_873
+ffffffff82f66000 r __retguard_1021
+ffffffff82f66008 r __retguard_1762
+ffffffff82f67000 r __retguard_3985
+ffffffff82f67008 r __retguard_1572
+ffffffff82f67010 r __retguard_1922
+ffffffff82f67018 r __retguard_878
+ffffffff82f67020 r __retguard_1281
+ffffffff82f67028 r __retguard_157
+ffffffff82f67030 r __retguard_221
+ffffffff82f67038 r __retguard_182
+ffffffff82f67040 r __retguard_3448
+ffffffff82f67048 r __retguard_2287
+ffffffff82f67050 r __retguard_575
+ffffffff82f67058 r __retguard_438
+ffffffff82f67060 r __retguard_1180
+ffffffff82f67068 r __retguard_1343
+ffffffff82f67070 r __retguard_1482
+ffffffff82f67078 r __retguard_2480
+ffffffff82f67080 r __retguard_3240
+ffffffff82f67088 r __retguard_2113
+ffffffff82f67090 r __retguard_3562
+ffffffff82f67098 r __retguard_3642
+ffffffff82f670a0 r __retguard_3920
+ffffffff82f670a8 r __retguard_3412
+ffffffff82f670b0 r __retguard_464
+ffffffff82f670b8 r __retguard_1264
+ffffffff82f670c0 r __retguard_3667
+ffffffff82f670c8 r __retguard_1456
+ffffffff82f670d0 r __retguard_2301
+ffffffff82f670d8 r __retguard_92
+ffffffff82f670e0 r __retguard_1009
+ffffffff82f670e8 r __retguard_274
+ffffffff82f670f0 r __retguard_317
+ffffffff82f670f8 r __retguard_627
+ffffffff82f67100 r __retguard_2878
+ffffffff82f67108 r __retguard_1413
+ffffffff82f67110 r __retguard_1186
+ffffffff82f67118 r __retguard_1820
+ffffffff82f67120 r __retguard_93
+ffffffff82f67128 r __retguard_326
+ffffffff82f67130 r __retguard_1729
+ffffffff82f67138 r __retguard_2614
+ffffffff82f67140 r __retguard_2548
+ffffffff82f67148 r __retguard_3061
+ffffffff82f67150 r __retguard_502
+ffffffff82f67158 r __retguard_3761
+ffffffff82f67160 r __retguard_3923
+ffffffff82f67168 r __retguard_94
+ffffffff82f67170 r __retguard_2300
+ffffffff82f67178 r __retguard_2760
+ffffffff82f67180 r __retguard_571
+ffffffff82f67188 r __retguard_3187
+ffffffff82f67190 r __retguard_2072
+ffffffff82f67198 r __retguard_536
+ffffffff82f671a0 r __retguard_1965
+ffffffff82f671a8 r __retguard_908
+ffffffff82f671b0 r __retguard_1817
+ffffffff82f671b8 r __retguard_2968
+ffffffff82f671c0 r __retguard_1461
+ffffffff82f671c8 r __retguard_1383
+ffffffff82f671d0 r __retguard_3428
+ffffffff82f671d8 r __retguard_3575
+ffffffff82f68000 r __retguard_1391
+ffffffff82f68008 r __retguard_644
+ffffffff82f68010 r __retguard_267
+ffffffff82f68018 r __retguard_1918
+ffffffff82f69000 r __retguard_351
+ffffffff82f69008 r __retguard_2086
+ffffffff82f69010 r __retguard_917
+ffffffff82f69018 r __retguard_2433
+ffffffff82f69020 r __retguard_661
+ffffffff82f69028 r __retguard_505
+ffffffff82f69030 r __retguard_1516
+ffffffff82f69038 r __retguard_397
+ffffffff82f69040 r __retguard_151
+ffffffff82f69048 r __retguard_1999
+ffffffff82f69050 r __retguard_3664
+ffffffff82f69058 r __retguard_1526
+ffffffff82f69060 r __retguard_733
+ffffffff82f69068 r __retguard_3510
+ffffffff82f6a000 r __retguard_3802
+ffffffff82f6b000 r __retguard_3266
+ffffffff82f6b008 r __retguard_778
+ffffffff82f6b010 r __retguard_2761
+ffffffff82f6b018 r __retguard_2023
+ffffffff82f6b020 r __retguard_100
+ffffffff82f6b028 r __retguard_641
+ffffffff82f6b030 r __retguard_1497
+ffffffff82f6b038 r __retguard_390
+ffffffff82f6b040 r __retguard_3788
+ffffffff82f6b048 r __retguard_2627
+ffffffff82f6b050 r __retguard_1001
+ffffffff82f6b058 r __retguard_888
+ffffffff82f6c000 r __retguard_45
+ffffffff82f6c008 r __retguard_3533
+ffffffff82f6c010 r __retguard_1434
+ffffffff82f6d000 r __retguard_3019
+ffffffff82f6d008 r __retguard_528
+ffffffff82f6d010 r __retguard_1901
+ffffffff82f6e000 r __retguard_2457
+ffffffff82f6f000 r __retguard_2889
+ffffffff82f6f008 r __retguard_2016
+ffffffff82f6f010 r __retguard_1012
+ffffffff82f6f018 r __retguard_49
+ffffffff82f6f020 r __retguard_1962
+ffffffff82f6f028 r __retguard_2515
+ffffffff82f6f030 r __retguard_3523
+ffffffff82f6f038 r __retguard_424
+ffffffff82f6f040 r __retguard_3951
+ffffffff82f6f048 r __retguard_605
+ffffffff82f6f050 r __retguard_1401
+ffffffff82f6f058 r __retguard_1201
+ffffffff82f6f060 r __retguard_3512
+ffffffff82f6f068 r __retguard_190
+ffffffff82f6f070 r __retguard_348
+ffffffff82f6f078 r __retguard_3153
+ffffffff82f70000 r __retguard_340
+ffffffff82f71000 r __retguard_1853
+ffffffff82f71008 r __retguard_3624
+ffffffff82f71010 r __retguard_3560
+ffffffff82f71018 r __retguard_3263
+ffffffff82f72000 r __retguard_1900
+ffffffff82f72008 r __retguard_224
+ffffffff82f72010 r __retguard_2242
+ffffffff82f72018 r __retguard_2105
+ffffffff82f72020 r __retguard_2674
+ffffffff82f72028 r __retguard_954
+ffffffff82f72030 r __retguard_2461
+ffffffff82f72038 r __retguard_1109
+ffffffff82f72040 r __retguard_1079
+ffffffff82f72048 r __retguard_3473
+ffffffff82f73000 r __retguard_617
+ffffffff82f73008 r __retguard_2851
+ffffffff82f73010 r __retguard_2024
+ffffffff82f73018 r __retguard_1136
+ffffffff82f73020 r __retguard_572
+ffffffff82f73028 r __retguard_3629
+ffffffff82f73030 r __retguard_827
+ffffffff82f73038 r __retguard_2090
+ffffffff82f73040 r __retguard_287
+ffffffff82f73048 r __retguard_671
+ffffffff82f73050 r __retguard_1995
+ffffffff82f73058 r __retguard_2374
+ffffffff82f73060 r __retguard_1328
+ffffffff82f73068 r __retguard_775
+ffffffff82f73070 r __retguard_232
+ffffffff82f73078 r __retguard_3606
+ffffffff82f74000 r __retguard_3134
+ffffffff82f74008 r __retguard_1986
+ffffffff82f74010 r __retguard_3947
+ffffffff82f74018 r __retguard_2408
+ffffffff82f74020 r __retguard_2063
+ffffffff82f74028 r __retguard_1815
+ffffffff82f74030 r __retguard_2538
+ffffffff82f74038 r __retguard_2619
+ffffffff82f74040 r __retguard_2451
+ffffffff82f74048 r __retguard_1134
+ffffffff82f74050 r __retguard_1564
+ffffffff82f74058 r __retguard_3609
+ffffffff82f74060 r __retguard_2589
+ffffffff82f75000 r __retguard_3396
+ffffffff82f75008 r __retguard_1261
+ffffffff82f75010 r __retguard_3222
+ffffffff82f75018 r __retguard_1727
+ffffffff82f75020 r __retguard_2394
+ffffffff82f75028 r __retguard_2893
+ffffffff82f75030 r __retguard_3525
+ffffffff82f76000 r __retguard_1799
+ffffffff82f76008 r __retguard_2922
+ffffffff82f76010 r __retguard_400
+ffffffff82f76018 r __retguard_2905
+ffffffff82f76020 r __retguard_1949
+ffffffff82f76028 r __retguard_2912
+ffffffff82f76030 r __retguard_3073
+ffffffff82f76038 r __retguard_2021
+ffffffff82f76040 r __retguard_631
+ffffffff82f76048 r __retguard_3756
+ffffffff82f77000 r __retguard_5
+ffffffff82f77008 r __retguard_178
+ffffffff82f77010 r __retguard_802
+ffffffff82f77018 r __retguard_3810
+ffffffff82f78000 r __retguard_582
+ffffffff82f78008 r __retguard_1760
+ffffffff82f78010 r __retguard_995
+ffffffff82f78018 r __retguard_3
+ffffffff82f78020 r __retguard_3201
+ffffffff82f78028 r __retguard_710
+ffffffff82f79000 r __retguard_1418
+ffffffff82f79008 r __retguard_879
+ffffffff82f79010 r __retguard_2187
+ffffffff82f7a000 r __retguard_944
+ffffffff82f7a008 r __retguard_304
+ffffffff82f7a010 r __retguard_329
+ffffffff82f7a018 r __retguard_3519
+ffffffff82f7a020 r __retguard_860
+ffffffff82f7a028 r __retguard_3476
+ffffffff82f7a030 r __retguard_3955
+ffffffff82f7a038 r __retguard_359
+ffffffff82f7a040 r __retguard_2220
+ffffffff82f7a048 r __retguard_3794
+ffffffff82f7a050 r __retguard_2624
+ffffffff82f7a058 r __retguard_2667
+ffffffff82f7b000 r __retguard_853
+ffffffff82f7b008 r __retguard_3915
+ffffffff82f7b010 r __retguard_1794
+ffffffff82f7b018 r __retguard_1126
+ffffffff82f7b020 r __retguard_3647
+ffffffff82f7b028 r __retguard_445
+ffffffff82f7b030 r __retguard_709
+ffffffff82f7b038 r __retguard_2517
+ffffffff82f7b040 r __retguard_904
+ffffffff82f7c000 r __retguard_3780
+ffffffff82f7c008 r __retguard_1242
+ffffffff82f7c010 r __retguard_1635
+ffffffff82f7c018 r __retguard_2192
+ffffffff82f7c020 r __retguard_972
+ffffffff82f7c028 r __retguard_1124
+ffffffff82f7c030 r __retguard_590
+ffffffff82f7d000 r __retguard_1187
+ffffffff82f7d008 r __retguard_1699
+ffffffff82f7d010 r __retguard_69
+ffffffff82f7d018 r __retguard_2073
+ffffffff82f7d020 r __retguard_657
+ffffffff82f7d028 r __retguard_3033
+ffffffff82f7d030 r __retguard_2082
+ffffffff82f7d038 r __retguard_211
+ffffffff82f7e000 r __retguard_2424
+ffffffff82f7e008 r __retguard_2827
+ffffffff82f7f000 r __retguard_3470
+ffffffff82f7f008 r __retguard_2609
+ffffffff82f80000 r __retguard_449
+ffffffff82f80008 r __retguard_1844
+ffffffff82f80010 r __retguard_3583
+ffffffff82f80018 r __retguard_2846
+ffffffff82f80020 r __retguard_1465
+ffffffff82f80028 r __retguard_3715
+ffffffff82f80030 r __retguard_3590
+ffffffff82f80038 r __retguard_2683
+ffffffff82f80040 r __retguard_234
+ffffffff82f80048 r __retguard_1656
+ffffffff82f80050 r __retguard_2035
+ffffffff82f80058 r __retguard_3330
+ffffffff82f80060 r __retguard_3093
+ffffffff82f81000 r __retguard_875
+ffffffff82f82000 r __retguard_43
+ffffffff82f82008 r __retguard_2929
+ffffffff82f82010 r __retguard_1316
+ffffffff82f82018 r __retguard_2748
+ffffffff82f82020 r __retguard_3247
+ffffffff82f82028 r __retguard_3988
+ffffffff82f82030 r __retguard_1422
+ffffffff82f82038 r __retguard_2560
+ffffffff82f82040 r __retguard_3946
+ffffffff82f82048 r __retguard_3181
+ffffffff82f82050 r __retguard_1415
+ffffffff82f82058 r __retguard_3306
+ffffffff82f82060 r __retguard_2327
+ffffffff82f82068 r __retguard_2190
+ffffffff82f82070 r __retguard_133
+ffffffff82f82078 r __retguard_57
+ffffffff82f82080 r __retguard_2946
+ffffffff82f82088 r __retguard_3288
+ffffffff82f82090 r __retguard_1313
+ffffffff82f82098 r __retguard_3414
+ffffffff82f820a0 r __retguard_1587
+ffffffff82f820a8 r __retguard_2532
+ffffffff82f820b0 r __retguard_3995
+ffffffff82f820b8 r __retguard_3445
+ffffffff82f83000 r __retguard_1739
+ffffffff82f83008 r __retguard_3035
+ffffffff82f84000 r __retguard_2577
+ffffffff82f84008 r __retguard_2404
+ffffffff82f84010 r __retguard_1246
+ffffffff82f85000 r __retguard_82
+ffffffff82f85008 r __retguard_1228
+ffffffff82f85010 r __retguard_1517
+ffffffff82f85018 r __retguard_767
+ffffffff82f85020 r __retguard_3658
+ffffffff82f85028 r __retguard_1818
+ffffffff82f85030 r __retguard_3068
+ffffffff82f85038 r __retguard_2686
+ffffffff82f85040 r __retguard_2595
+ffffffff82f85048 r __retguard_1168
+ffffffff82f85050 r __retguard_1099
+ffffffff82f85058 r __retguard_2641
+ffffffff82f85060 r __retguard_3179
+ffffffff82f85068 r __retguard_689
+ffffffff82f85070 r __retguard_773
+ffffffff82f85078 r __retguard_44
+ffffffff82f85080 r __retguard_3059
+ffffffff82f85088 r __retguard_1071
+ffffffff82f85090 r __retguard_3940
+ffffffff82f85098 r __retguard_3287
+ffffffff82f850a0 r __retguard_2900
+ffffffff82f850a8 r __retguard_459
+ffffffff82f850b0 r __retguard_1678
+ffffffff82f850b8 r __retguard_52
+ffffffff82f850c0 r __retguard_3615
+ffffffff82f850c8 r __retguard_1237
+ffffffff82f850d0 r __retguard_3948
+ffffffff82f850d8 r __retguard_2037
+ffffffff82f850e0 r __retguard_3931
+ffffffff82f850e8 r __retguard_1630
+ffffffff82f86000 r __retguard_3671
+ffffffff82f86008 r __retguard_490
+ffffffff82f86010 r __retguard_346
+ffffffff82f86018 r __retguard_3833
+ffffffff82f86020 r __retguard_1320
+ffffffff82f86028 r __retguard_3183
+ffffffff82f86030 r __retguard_2588
+ffffffff82f86038 r __retguard_1327
+ffffffff82f86040 r __retguard_3132
+ffffffff82f86048 r __retguard_1523
+ffffffff82f86050 r __retguard_1467
+ffffffff82f86058 r __retguard_3318
+ffffffff82f86060 r __retguard_3878
+ffffffff82f86068 r __retguard_14
+ffffffff82f86070 r __retguard_3500
+ffffffff82f86078 r __retguard_855
+ffffffff82f86080 r __retguard_3177
+ffffffff82f86088 r __retguard_1797
+ffffffff82f86090 r __retguard_2260
+ffffffff82f86098 r __retguard_2600
+ffffffff82f87000 r __retguard_299
+ffffffff82f87008 r __retguard_636
+ffffffff82f87010 r __retguard_1897
+ffffffff82f87018 r __retguard_2794
+ffffffff82f87020 r __retguard_3563
+ffffffff82f87028 r __retguard_1977
+ffffffff82f88000 r __retguard_66
+ffffffff82f88008 r __retguard_1092
+ffffffff82f88010 r __retguard_1811
+ffffffff82f88018 r __retguard_1405
+ffffffff82f88020 r __retguard_1310
+ffffffff82f88028 r __retguard_2556
+ffffffff82f89000 r __retguard_3552
+ffffffff82f89008 r __retguard_3188
+ffffffff82f89010 r __retguard_2011
+ffffffff82f89018 r __retguard_3472
+ffffffff82f89020 r __retguard_1536
+ffffffff82f89028 r __retguard_3298
+ffffffff82f89030 r __retguard_2663
+ffffffff82f89038 r __retguard_2555
+ffffffff82f89040 r __retguard_1831
+ffffffff82f89048 r __retguard_2819
+ffffffff82f8a000 r __retguard_3305
+ffffffff82f8a008 r __retguard_2050
+ffffffff82f8a010 r __retguard_95
+ffffffff82f8a018 r __retguard_2283
+ffffffff82f8b000 r __retguard_3994
+ffffffff82f8b008 r __retguard_25
+ffffffff82f8b010 r __retguard_1141
+ffffffff82f8b018 r __retguard_1256
+ffffffff82f8c000 r __retguard_3998
+ffffffff82f8d000 r __retguard_1238
+ffffffff82f8d008 r __retguard_2842
+ffffffff82f8d010 r __retguard_541
+ffffffff82f8d018 r __retguard_782
+ffffffff82f8d020 r __retguard_2267
+ffffffff82f8d028 r __retguard_2823
+ffffffff82f8e000 r __retguard_921
+ffffffff82f8e008 r __retguard_3925
+ffffffff82f8f000 r __retguard_3652
+ffffffff82f8f008 r __retguard_1155
+ffffffff82f8f010 r __retguard_386
+ffffffff82f8f018 r __retguard_3250
+ffffffff82f8f020 r __retguard_999
+ffffffff82f8f028 r __retguard_812
+ffffffff82f90000 r __retguard_1834
+ffffffff82f90008 r __retguard_2502
+ffffffff82f90010 r __retguard_336
+ffffffff82f90018 r __retguard_2338
+ffffffff82f90020 r __retguard_2503
+ffffffff82f90028 r __retguard_3906
+ffffffff82f90030 r __retguard_447
+ffffffff82f90038 r __retguard_3400
+ffffffff82f90040 r __retguard_2871
+ffffffff82f90048 r __retguard_2762
+ffffffff82f90050 r __retguard_3413
+ffffffff82f90058 r __retguard_1382
+ffffffff82f90060 r __retguard_2963
+ffffffff82f90068 r __retguard_469
+ffffffff82f90070 r __retguard_77
+ffffffff82f90078 r __retguard_2009
+ffffffff82f90080 r __retguard_2365
+ffffffff82f90088 r __retguard_2737
+ffffffff82f90090 r __retguard_3961
+ffffffff82f91000 r __retguard_1160
+ffffffff82f91008 r __retguard_3128
+ffffffff82f91010 r __retguard_749
+ffffffff82f91018 r __retguard_3577
+ffffffff82f91020 r __retguard_385
+ffffffff82f91028 r __retguard_2508
+ffffffff82f91030 r __retguard_3260
+ffffffff82f91038 r __retguard_3114
+ffffffff82f91040 r __retguard_906
+ffffffff82f91048 r __retguard_2141
+ffffffff82f91050 r __retguard_316
+ffffffff82f91058 r __retguard_3773
+ffffffff82f92000 r __retguard_3786
+ffffffff82f92008 r __retguard_2204
+ffffffff82f92010 r __retguard_900
+ffffffff82f92018 r __retguard_985
+ffffffff82f92020 r __retguard_3938
+ffffffff82f93000 r __retguard_2002
+ffffffff82f93008 r __retguard_2059
+ffffffff82f93010 r __retguard_188
+ffffffff82f93018 r __retguard_2689
+ffffffff82f93020 r __retguard_1473
+ffffffff82f93028 r __retguard_2488
+ffffffff82f93030 r __retguard_1869
+ffffffff82f94000 r __retguard_3291
+ffffffff82f94008 r __retguard_716
+ffffffff82f94010 r __retguard_3539
+ffffffff82f94018 r __retguard_2422
+ffffffff82f94020 r __retguard_1005
+ffffffff82f94028 r __retguard_1696
+ffffffff82f94030 r __retguard_2244
+ffffffff82f94038 r __retguard_2869
+ffffffff82f94040 r __retguard_2622
+ffffffff82f94048 r __retguard_2975
+ffffffff82f94050 r __retguard_1334
+ffffffff82f95000 r __retguard_1946
+ffffffff82f95008 r __retguard_246
+ffffffff82f95010 r __retguard_2339
+ffffffff82f95018 r __retguard_2223
+ffffffff82f95020 r __retguard_1671
+ffffffff82f95028 r __retguard_2385
+ffffffff82f95030 r __retguard_2925
+ffffffff82f95038 r __retguard_2834
+ffffffff82f95040 r __retguard_1475
+ffffffff82f95048 r __retguard_1213
+ffffffff82f95050 r __retguard_353
+ffffffff82f95058 r __retguard_2237
+ffffffff82f96000 r __retguard_2322
+ffffffff82f96008 r __retguard_2175
+ffffffff82f96010 r __retguard_1629
+ffffffff82f96018 r __retguard_2812
+ffffffff82f96020 r __retguard_2324
+ffffffff82f96028 r __retguard_269
+ffffffff82f96030 r __retguard_2007
+ffffffff82f96038 r __retguard_3686
+ffffffff82f96040 r __retguard_120
+ffffffff82f96048 r __retguard_134
+ffffffff82f96050 r __retguard_2330
+ffffffff82f96058 r __retguard_3689
+ffffffff82f96060 r __retguard_2705
+ffffffff82f97000 r __retguard_3754
+ffffffff82f97008 r __retguard_1455
+ffffffff82f97010 r __retguard_3249
+ffffffff82f97018 r __retguard_2731
+ffffffff82f97020 r __retguard_461
+ffffffff82f97028 r __retguard_2636
+ffffffff82f97030 r __retguard_3253
+ffffffff82f97038 r __retguard_611
+ffffffff82f97040 r __retguard_31
+ffffffff82f97048 r __retguard_950
+ffffffff82f97050 r __retguard_3028
+ffffffff82f97058 r __retguard_3849
+ffffffff82f97060 r __retguard_2623
+ffffffff82f97068 r __retguard_1018
+ffffffff82f97070 r __retguard_3389
+ffffffff82f97078 r __retguard_2232
+ffffffff82f97080 r __retguard_1860
+ffffffff82f97088 r __retguard_2445
+ffffffff82f97090 r __retguard_1771
+ffffffff82f97098 r __retguard_3693
+ffffffff82f970a0 r __retguard_525
+ffffffff82f970a8 r __retguard_1581
+ffffffff82f98000 r __retguard_2642
+ffffffff82f98008 r __retguard_3327
+ffffffff82f99000 r __retguard_1924
+ffffffff82f99008 r __retguard_78
+ffffffff82f99010 r __retguard_772
+ffffffff82f99018 r __retguard_361
+ffffffff82f99020 r __retguard_1250
+ffffffff82f99028 r __retguard_2603
+ffffffff82f9a000 r __retguard_2106
+ffffffff82f9b000 r __retguard_3757
+ffffffff82f9b008 r __retguard_1653
+ffffffff82f9b010 r __retguard_957
+ffffffff82f9b018 r __retguard_3321
+ffffffff82f9b020 r __retguard_3870
+ffffffff82f9b028 r __retguard_2901
+ffffffff82f9b030 r __retguard_604
+ffffffff82f9b038 r __retguard_2089
+ffffffff82f9c000 r __retguard_3490
+ffffffff82f9c008 r __retguard_2410
+ffffffff82f9c010 r __retguard_2376
+ffffffff82f9c018 r __retguard_3857
+ffffffff82f9c020 r __retguard_625
+ffffffff82f9c028 r __retguard_3993
+ffffffff82f9c030 r __retguard_2235
+ffffffff82f9d000 r __retguard_305
+ffffffff82f9e000 r __retguard_1483
+ffffffff82f9f000 r __retguard_2387
+ffffffff82fa0000 r __retguard_3286
+ffffffff82fa0008 r __retguard_881
+ffffffff82fa0010 r __retguard_666
+ffffffff82fa0018 r __retguard_1485
+ffffffff82fa0020 r __retguard_1065
+ffffffff82fa1000 r __retguard_597
+ffffffff82fa1008 r __retguard_658
+ffffffff82fa1010 r __retguard_2139
+ffffffff82fa1018 r __retguard_319
+ffffffff82fa1020 r __retguard_3550
+ffffffff82fa1028 r __retguard_896
+ffffffff82fa1030 r __retguard_2505
+ffffffff82fa2000 r __retguard_2692
+ffffffff82fa2008 r __retguard_2859
+ffffffff82fa2010 r __retguard_3439
+ffffffff82fa2018 r __retguard_2262
+ffffffff82fa2020 r __retguard_1964
+ffffffff82fa2028 r __retguard_2351
+ffffffff82fa2030 r __retguard_1882
+ffffffff82fa2038 r __retguard_2153
+ffffffff82fa2040 r __retguard_546
+ffffffff82fa2048 r __retguard_2820
+ffffffff82fa2050 r __retguard_2989
+ffffffff82fa2058 r __retguard_1953
+ffffffff82fa2060 r __retguard_1807
+ffffffff82fa2068 r __retguard_1631
+ffffffff82fa2070 r __retguard_2540
+ffffffff82fa2078 r __retguard_373
+ffffffff82fa3000 r __retguard_3147
+ffffffff82fa4000 r __retguard_91
+ffffffff82fa4008 r __retguard_3405
 ffffffff82fa5000 r __retguard_2363
 ffffffff82fa5008 r __retguard_2858
 ffffffff82fa5010 r __retguard_850
@@ -49566,8 +49578,9 @@ ffffffff8302b008 r __retguard_62
 ffffffff8302c000 r __retguard_3398
 ffffffff8302c008 r __retguard_2673
 ffffffff8302c010 r __retguard_971
-ffffffff8302c018 r __retguard_618
-ffffffff8302c020 r __retguard_103
+ffffffff8302c018 r __retguard_3742
+ffffffff8302c020 r __retguard_618
+ffffffff8302c028 r __retguard_103
 ffffffff8302d000 r __retguard_563
 ffffffff8302e000 r __retguard_2701
 ffffffff8302f000 r __retguard_2337
@@ -49939,8 +49952,7 @@ ffffffff83080000 r __retguard_1912
 ffffffff83081000 r __retguard_1731
 ffffffff83082000 r __retguard_673
 ffffffff83083000 r __retguard_150
-ffffffff83083008 r __retguard_3773
-ffffffff83083010 r __retguard_1720
+ffffffff83083008 r __retguard_1720
 ffffffff83084000 r __retguard_584
 ffffffff83084008 r __retguard_412
 ffffffff83085000 r __retguard_1769
@@ -54345,544 +54357,542 @@ ffffffff836d7020 b clk_src_regs
 ffffffff836d71d0 b abm_regs
 ffffffff836d72d0 b dccg_regs
 ffffffff836d73bc b dcn32_resource_construct.__warned
-ffffffff836d73c0 b dcn32_resource_construct.__warned.6
-ffffffff836d73d0 b link_enc_aux_regs
-ffffffff836d7420 b link_enc_hpd_regs
-ffffffff836d7440 b link_enc_regs
-ffffffff836d7a94 b hubbub_reg
-ffffffff836d7c10 b vmid_regs
-ffffffff836d7dd0 b hubp_regs
-ffffffff836d8600 b dpp_regs
-ffffffff836d9b00 b opp_regs
-ffffffff836d9c60 b optc_regs
-ffffffff836da160 b mpc_regs
-ffffffff836db950 b dsc_regs
-ffffffff836dbc60 b dwbc30_regs
-ffffffff836dbe40 b mcif_wb30_regs
-ffffffff836dbf40 b aux_engine_regs
-ffffffff836dc010 b i2c_hw_regs
-ffffffff836dc130 b audio_regs
-ffffffff836dc210 b stream_enc_regs
-ffffffff836dc8c0 b vpg_regs
-ffffffff836dc990 b afmt_regs
-ffffffff836dca68 b dcn32_hpo_dp_stream_encoder_create.__warned
-ffffffff836dca70 b hpo_dp_stream_enc_regs
-ffffffff836dcca0 b apg_regs
-ffffffff836dcce0 b hpo_dp_link_enc_regs
-ffffffff836dcdf0 b hwseq_reg
-ffffffff836de000 b bios_regs
-ffffffff836de010 b clk_src_regs
-ffffffff836de1c0 b abm_regs
-ffffffff836de2c0 b dccg_regs
-ffffffff836de3ac b dcn321_resource_construct.__warned
-ffffffff836de3b0 b dcn321_resource_construct.__warned.4
-ffffffff836de3c0 b link_enc_aux_regs
-ffffffff836de410 b link_enc_hpd_regs
-ffffffff836de430 b link_enc_regs
-ffffffff836dea84 b hubbub_reg
-ffffffff836dec00 b vmid_regs
-ffffffff836dedc0 b hubp_regs
-ffffffff836df5f0 b dpp_regs
-ffffffff836e0af0 b opp_regs
-ffffffff836e0c50 b optc_regs
-ffffffff836e1150 b mpc_regs
-ffffffff836e2940 b dsc_regs
-ffffffff836e2c50 b dwbc30_regs
-ffffffff836e2e30 b mcif_wb30_regs
-ffffffff836e2f30 b aux_engine_regs
-ffffffff836e3000 b i2c_hw_regs
-ffffffff836e3120 b audio_regs
-ffffffff836e3200 b stream_enc_regs
-ffffffff836e38b0 b vpg_regs
-ffffffff836e3980 b afmt_regs
-ffffffff836e3a58 b dcn321_hpo_dp_stream_encoder_create.__warned
-ffffffff836e3a60 b hpo_dp_stream_enc_regs
-ffffffff836e3c90 b apg_regs
-ffffffff836e3cd0 b hpo_dp_link_enc_regs
-ffffffff836e3de0 b hwseq_reg
-ffffffff836e4000 b bw_int_to_fixed_nonconst.__warned
-ffffffff836e4004 b bw_frc_to_fixed.__warned
-ffffffff836e4008 b bw_frc_to_fixed.__warned.4
-ffffffff836e400c b bw_frc_to_fixed.__warned.6
-ffffffff836e4010 b bw_floor2.__warned
-ffffffff836e4014 b bw_mul.__warned
-ffffffff836e4018 b bw_mul.__warned.10
-ffffffff836e401c b bw_mul.__warned.12
-ffffffff836e4020 b bw_mul.__warned.13
-ffffffff836e5000 b dc_fixpt_shl.__warned
-ffffffff836e6000 b populate_initial_data.__warned
-ffffffff836e7000 b dcn_bw_floor2.__warned
-ffffffff836e7004 b dcn_bw_ceil2.__warned
-ffffffff836e8000 b swizzle_mode_to_macro_tile_size.__warned
-ffffffff836e8004 b dcn_validate_bandwidth.__warned
-ffffffff836e8008 b dcn_validate_bandwidth.__warned.4
-ffffffff836e800c b dcn_validate_bandwidth.__warned.6
-ffffffff836e8010 b dcn_validate_bandwidth.__warned.8
-ffffffff836e8014 b dcn_validate_bandwidth.__warned.10
-ffffffff836e8018 b dcn_bw_update_from_pplib_fclks.__warned
-ffffffff836e801c b split_stream_across_pipes.__warned
-ffffffff836e8020 b pipe_ctx_to_e2e_pipe_params.__warned
-ffffffff836e9000 B dcn2_0_nv12_soc
-ffffffff836e99d0 b dcn20_validate_bandwidth_fp.__warned
-ffffffff836e99d4 b dcn20_validate_bandwidth_fp.__warned.3
-ffffffff836e99d8 b dcn21_validate_bandwidth_fp.__warned
-ffffffff836e99dc b dcn21_update_bw_bounding_box.__warned
-ffffffff836e99e0 b swizzle_to_dml_params.__warned
-ffffffff836e99e4 b dcn21_calculate_wm.__warned
-ffffffff836e99e8 b calculate_wm_set_for_vlevel.__warned
-ffffffff836ea000 b dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation.__warned
-ffffffff836eb000 b dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation.__warned
+ffffffff836d73c0 b link_enc_aux_regs
+ffffffff836d7410 b link_enc_hpd_regs
+ffffffff836d7430 b link_enc_regs
+ffffffff836d7a84 b hubbub_reg
+ffffffff836d7c00 b vmid_regs
+ffffffff836d7dc0 b hubp_regs
+ffffffff836d85f0 b dpp_regs
+ffffffff836d9af0 b opp_regs
+ffffffff836d9c50 b optc_regs
+ffffffff836da150 b mpc_regs
+ffffffff836db940 b dsc_regs
+ffffffff836dbc50 b dwbc30_regs
+ffffffff836dbe30 b mcif_wb30_regs
+ffffffff836dbf30 b aux_engine_regs
+ffffffff836dc000 b i2c_hw_regs
+ffffffff836dc120 b audio_regs
+ffffffff836dc200 b stream_enc_regs
+ffffffff836dc8b0 b vpg_regs
+ffffffff836dc980 b afmt_regs
+ffffffff836dca58 b dcn32_hpo_dp_stream_encoder_create.__warned
+ffffffff836dca60 b hpo_dp_stream_enc_regs
+ffffffff836dcc90 b apg_regs
+ffffffff836dccd0 b hpo_dp_link_enc_regs
+ffffffff836dcde0 b hwseq_reg
+ffffffff836dd000 b bios_regs
+ffffffff836dd010 b clk_src_regs
+ffffffff836dd1c0 b abm_regs
+ffffffff836dd2c0 b dccg_regs
+ffffffff836dd3ac b dcn321_resource_construct.__warned
+ffffffff836dd3b0 b link_enc_aux_regs
+ffffffff836dd400 b link_enc_hpd_regs
+ffffffff836dd420 b link_enc_regs
+ffffffff836dda74 b hubbub_reg
+ffffffff836ddbf0 b vmid_regs
+ffffffff836dddb0 b hubp_regs
+ffffffff836de5e0 b dpp_regs
+ffffffff836dfae0 b opp_regs
+ffffffff836dfc40 b optc_regs
+ffffffff836e0140 b mpc_regs
+ffffffff836e1930 b dsc_regs
+ffffffff836e1c40 b dwbc30_regs
+ffffffff836e1e20 b mcif_wb30_regs
+ffffffff836e1f20 b aux_engine_regs
+ffffffff836e1ff0 b i2c_hw_regs
+ffffffff836e2110 b audio_regs
+ffffffff836e21f0 b stream_enc_regs
+ffffffff836e28a0 b vpg_regs
+ffffffff836e2970 b afmt_regs
+ffffffff836e2a48 b dcn321_hpo_dp_stream_encoder_create.__warned
+ffffffff836e2a50 b hpo_dp_stream_enc_regs
+ffffffff836e2c80 b apg_regs
+ffffffff836e2cc0 b hpo_dp_link_enc_regs
+ffffffff836e2dd0 b hwseq_reg
+ffffffff836e3000 b bw_int_to_fixed_nonconst.__warned
+ffffffff836e3004 b bw_frc_to_fixed.__warned
+ffffffff836e3008 b bw_frc_to_fixed.__warned.4
+ffffffff836e300c b bw_frc_to_fixed.__warned.6
+ffffffff836e3010 b bw_floor2.__warned
+ffffffff836e3014 b bw_mul.__warned
+ffffffff836e3018 b bw_mul.__warned.10
+ffffffff836e301c b bw_mul.__warned.12
+ffffffff836e3020 b bw_mul.__warned.13
+ffffffff836e4000 b dc_fixpt_shl.__warned
+ffffffff836e5000 b populate_initial_data.__warned
+ffffffff836e6000 b dcn_bw_floor2.__warned
+ffffffff836e6004 b dcn_bw_ceil2.__warned
+ffffffff836e7000 b swizzle_mode_to_macro_tile_size.__warned
+ffffffff836e7004 b dcn_validate_bandwidth.__warned
+ffffffff836e7008 b dcn_validate_bandwidth.__warned.4
+ffffffff836e700c b dcn_validate_bandwidth.__warned.6
+ffffffff836e7010 b dcn_validate_bandwidth.__warned.8
+ffffffff836e7014 b dcn_validate_bandwidth.__warned.10
+ffffffff836e7018 b dcn_bw_update_from_pplib_fclks.__warned
+ffffffff836e701c b split_stream_across_pipes.__warned
+ffffffff836e7020 b pipe_ctx_to_e2e_pipe_params.__warned
+ffffffff836e8000 B dcn2_0_nv12_soc
+ffffffff836e89d0 b dcn20_validate_bandwidth_fp.__warned
+ffffffff836e89d4 b dcn20_validate_bandwidth_fp.__warned.3
+ffffffff836e89d8 b dcn21_validate_bandwidth_fp.__warned
+ffffffff836e89dc b dcn21_update_bw_bounding_box.__warned
+ffffffff836e89e0 b swizzle_to_dml_params.__warned
+ffffffff836e89e4 b dcn21_calculate_wm.__warned
+ffffffff836e89e8 b calculate_wm_set_for_vlevel.__warned
+ffffffff836e9000 b dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation.__warned
+ffffffff836ea000 b dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation.__warned
+ffffffff836eb000 b get_meta_and_pte_attr.__warned
+ffffffff836eb004 b dml20_rq_dlg_get_dlg_params.__warned
+ffffffff836eb008 b dml20_rq_dlg_get_dlg_params.__warned.4
+ffffffff836eb00c b dml20_rq_dlg_get_dlg_params.__warned.6
+ffffffff836eb010 b dml20_rq_dlg_get_dlg_params.__warned.8
+ffffffff836eb014 b dml20_rq_dlg_get_dlg_params.__warned.10
+ffffffff836eb018 b dml20_rq_dlg_get_dlg_params.__warned.12
+ffffffff836eb01c b dml20_rq_dlg_get_dlg_params.__warned.14
+ffffffff836eb020 b dml20_rq_dlg_get_dlg_params.__warned.16
+ffffffff836eb024 b dml20_rq_dlg_get_dlg_params.__warned.18
+ffffffff836eb028 b dml20_rq_dlg_get_dlg_params.__warned.20
+ffffffff836eb02c b dml20_rq_dlg_get_dlg_params.__warned.22
+ffffffff836eb030 b dml20_rq_dlg_get_dlg_params.__warned.24
+ffffffff836eb034 b dml20_rq_dlg_get_dlg_params.__warned.26
+ffffffff836eb038 b dml20_rq_dlg_get_dlg_params.__warned.28
+ffffffff836eb03c b dml20_rq_dlg_get_dlg_params.__warned.30
+ffffffff836eb040 b dml20_rq_dlg_get_dlg_params.__warned.32
+ffffffff836eb044 b dml20_rq_dlg_get_dlg_params.__warned.34
+ffffffff836eb048 b dml20_rq_dlg_get_dlg_params.__warned.36
+ffffffff836eb04c b dml20_rq_dlg_get_dlg_params.__warned.38
+ffffffff836eb050 b dml20_rq_dlg_get_dlg_params.__warned.40
+ffffffff836eb054 b dml20_rq_dlg_get_dlg_params.__warned.42
+ffffffff836eb058 b dml20_rq_dlg_get_dlg_params.__warned.44
+ffffffff836eb05c b calculate_ttu_cursor.__warned
+ffffffff836eb060 b calculate_ttu_cursor.__warned.47
+ffffffff836eb064 b calculate_ttu_cursor.__warned.49
 ffffffff836ec000 b get_meta_and_pte_attr.__warned
-ffffffff836ec004 b dml20_rq_dlg_get_dlg_params.__warned
-ffffffff836ec008 b dml20_rq_dlg_get_dlg_params.__warned.4
-ffffffff836ec00c b dml20_rq_dlg_get_dlg_params.__warned.6
-ffffffff836ec010 b dml20_rq_dlg_get_dlg_params.__warned.8
-ffffffff836ec014 b dml20_rq_dlg_get_dlg_params.__warned.10
-ffffffff836ec018 b dml20_rq_dlg_get_dlg_params.__warned.12
-ffffffff836ec01c b dml20_rq_dlg_get_dlg_params.__warned.14
-ffffffff836ec020 b dml20_rq_dlg_get_dlg_params.__warned.16
-ffffffff836ec024 b dml20_rq_dlg_get_dlg_params.__warned.18
-ffffffff836ec028 b dml20_rq_dlg_get_dlg_params.__warned.20
-ffffffff836ec02c b dml20_rq_dlg_get_dlg_params.__warned.22
-ffffffff836ec030 b dml20_rq_dlg_get_dlg_params.__warned.24
-ffffffff836ec034 b dml20_rq_dlg_get_dlg_params.__warned.26
-ffffffff836ec038 b dml20_rq_dlg_get_dlg_params.__warned.28
-ffffffff836ec03c b dml20_rq_dlg_get_dlg_params.__warned.30
-ffffffff836ec040 b dml20_rq_dlg_get_dlg_params.__warned.32
-ffffffff836ec044 b dml20_rq_dlg_get_dlg_params.__warned.34
-ffffffff836ec048 b dml20_rq_dlg_get_dlg_params.__warned.36
-ffffffff836ec04c b dml20_rq_dlg_get_dlg_params.__warned.38
-ffffffff836ec050 b dml20_rq_dlg_get_dlg_params.__warned.40
-ffffffff836ec054 b dml20_rq_dlg_get_dlg_params.__warned.42
-ffffffff836ec058 b dml20_rq_dlg_get_dlg_params.__warned.44
+ffffffff836ec004 b dml20v2_rq_dlg_get_dlg_params.__warned
+ffffffff836ec008 b dml20v2_rq_dlg_get_dlg_params.__warned.4
+ffffffff836ec00c b dml20v2_rq_dlg_get_dlg_params.__warned.6
+ffffffff836ec010 b dml20v2_rq_dlg_get_dlg_params.__warned.8
+ffffffff836ec014 b dml20v2_rq_dlg_get_dlg_params.__warned.10
+ffffffff836ec018 b dml20v2_rq_dlg_get_dlg_params.__warned.12
+ffffffff836ec01c b dml20v2_rq_dlg_get_dlg_params.__warned.14
+ffffffff836ec020 b dml20v2_rq_dlg_get_dlg_params.__warned.16
+ffffffff836ec024 b dml20v2_rq_dlg_get_dlg_params.__warned.18
+ffffffff836ec028 b dml20v2_rq_dlg_get_dlg_params.__warned.20
+ffffffff836ec02c b dml20v2_rq_dlg_get_dlg_params.__warned.22
+ffffffff836ec030 b dml20v2_rq_dlg_get_dlg_params.__warned.24
+ffffffff836ec034 b dml20v2_rq_dlg_get_dlg_params.__warned.26
+ffffffff836ec038 b dml20v2_rq_dlg_get_dlg_params.__warned.28
+ffffffff836ec03c b dml20v2_rq_dlg_get_dlg_params.__warned.30
+ffffffff836ec040 b dml20v2_rq_dlg_get_dlg_params.__warned.32
+ffffffff836ec044 b dml20v2_rq_dlg_get_dlg_params.__warned.34
+ffffffff836ec048 b dml20v2_rq_dlg_get_dlg_params.__warned.36
+ffffffff836ec04c b dml20v2_rq_dlg_get_dlg_params.__warned.38
+ffffffff836ec050 b dml20v2_rq_dlg_get_dlg_params.__warned.40
+ffffffff836ec054 b dml20v2_rq_dlg_get_dlg_params.__warned.42
+ffffffff836ec058 b dml20v2_rq_dlg_get_dlg_params.__warned.44
 ffffffff836ec05c b calculate_ttu_cursor.__warned
 ffffffff836ec060 b calculate_ttu_cursor.__warned.47
 ffffffff836ec064 b calculate_ttu_cursor.__warned.49
-ffffffff836ed000 b get_meta_and_pte_attr.__warned
-ffffffff836ed004 b dml20v2_rq_dlg_get_dlg_params.__warned
-ffffffff836ed008 b dml20v2_rq_dlg_get_dlg_params.__warned.4
-ffffffff836ed00c b dml20v2_rq_dlg_get_dlg_params.__warned.6
-ffffffff836ed010 b dml20v2_rq_dlg_get_dlg_params.__warned.8
-ffffffff836ed014 b dml20v2_rq_dlg_get_dlg_params.__warned.10
-ffffffff836ed018 b dml20v2_rq_dlg_get_dlg_params.__warned.12
-ffffffff836ed01c b dml20v2_rq_dlg_get_dlg_params.__warned.14
-ffffffff836ed020 b dml20v2_rq_dlg_get_dlg_params.__warned.16
-ffffffff836ed024 b dml20v2_rq_dlg_get_dlg_params.__warned.18
-ffffffff836ed028 b dml20v2_rq_dlg_get_dlg_params.__warned.20
-ffffffff836ed02c b dml20v2_rq_dlg_get_dlg_params.__warned.22
-ffffffff836ed030 b dml20v2_rq_dlg_get_dlg_params.__warned.24
-ffffffff836ed034 b dml20v2_rq_dlg_get_dlg_params.__warned.26
-ffffffff836ed038 b dml20v2_rq_dlg_get_dlg_params.__warned.28
-ffffffff836ed03c b dml20v2_rq_dlg_get_dlg_params.__warned.30
-ffffffff836ed040 b dml20v2_rq_dlg_get_dlg_params.__warned.32
-ffffffff836ed044 b dml20v2_rq_dlg_get_dlg_params.__warned.34
-ffffffff836ed048 b dml20v2_rq_dlg_get_dlg_params.__warned.36
-ffffffff836ed04c b dml20v2_rq_dlg_get_dlg_params.__warned.38
-ffffffff836ed050 b dml20v2_rq_dlg_get_dlg_params.__warned.40
-ffffffff836ed054 b dml20v2_rq_dlg_get_dlg_params.__warned.42
-ffffffff836ed058 b dml20v2_rq_dlg_get_dlg_params.__warned.44
-ffffffff836ed05c b calculate_ttu_cursor.__warned
-ffffffff836ed060 b calculate_ttu_cursor.__warned.47
-ffffffff836ed064 b calculate_ttu_cursor.__warned.49
-ffffffff836ee000 b DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation.__warned
-ffffffff836ef000 b get_meta_and_pte_attr.__warned
-ffffffff836ef004 b dml_rq_dlg_get_dlg_params.__warned
-ffffffff836ef008 b dml_rq_dlg_get_dlg_params.__warned.4
-ffffffff836ef00c b dml_rq_dlg_get_dlg_params.__warned.6
-ffffffff836ef010 b dml_rq_dlg_get_dlg_params.__warned.8
-ffffffff836ef014 b dml_rq_dlg_get_dlg_params.__warned.10
-ffffffff836ef018 b dml_rq_dlg_get_dlg_params.__warned.12
-ffffffff836ef01c b dml_rq_dlg_get_dlg_params.__warned.14
-ffffffff836ef020 b dml_rq_dlg_get_dlg_params.__warned.16
-ffffffff836ef024 b dml_rq_dlg_get_dlg_params.__warned.18
-ffffffff836ef028 b dml_rq_dlg_get_dlg_params.__warned.20
-ffffffff836ef02c b dml_rq_dlg_get_dlg_params.__warned.22
-ffffffff836ef030 b dml_rq_dlg_get_dlg_params.__warned.24
-ffffffff836ef034 b dml_rq_dlg_get_dlg_params.__warned.26
-ffffffff836ef038 b dml_rq_dlg_get_dlg_params.__warned.28
-ffffffff836ef03c b dml_rq_dlg_get_dlg_params.__warned.30
-ffffffff836ef040 b dml_rq_dlg_get_dlg_params.__warned.32
-ffffffff836ef044 b dml_rq_dlg_get_dlg_params.__warned.34
-ffffffff836ef048 b dml_rq_dlg_get_dlg_params.__warned.36
-ffffffff836ef04c b dml_rq_dlg_get_dlg_params.__warned.38
-ffffffff836ef050 b dml_rq_dlg_get_dlg_params.__warned.40
-ffffffff836ef054 b dml_rq_dlg_get_dlg_params.__warned.42
-ffffffff836ef058 b dml_rq_dlg_get_dlg_params.__warned.44
-ffffffff836ef05c b dml_rq_dlg_get_dlg_params.__warned.46
-ffffffff836ef060 b calculate_ttu_cursor.__warned
-ffffffff836ef064 b calculate_ttu_cursor.__warned.49
-ffffffff836ef068 b calculate_ttu_cursor.__warned.51
-ffffffff836f0000 b optc3_fpu_set_vrr_m_const.__warned
-ffffffff836f0004 b dcn30_find_dummy_latency_index_for_fw_based_mclk_switch.__warned
-ffffffff836f1000 b DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation.__warned
-ffffffff836f1004 b DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation.__warned.3
-ffffffff836f2000 b get_meta_and_pte_attr.__warned
-ffffffff836f2004 b dml_rq_dlg_get_dlg_params.__warned
-ffffffff836f2008 b dml_rq_dlg_get_dlg_params.__warned.4
-ffffffff836f200c b dml_rq_dlg_get_dlg_params.__warned.6
-ffffffff836f2010 b dml_rq_dlg_get_dlg_params.__warned.8
-ffffffff836f2014 b dml_rq_dlg_get_dlg_params.__warned.10
-ffffffff836f2018 b dml_rq_dlg_get_dlg_params.__warned.12
-ffffffff836f201c b dml_rq_dlg_get_dlg_params.__warned.14
-ffffffff836f2020 b dml_rq_dlg_get_dlg_params.__warned.16
-ffffffff836f2024 b dml_rq_dlg_get_dlg_params.__warned.18
-ffffffff836f2028 b dml_rq_dlg_get_dlg_params.__warned.20
-ffffffff836f202c b dml_rq_dlg_get_dlg_params.__warned.22
-ffffffff836f2030 b dml_rq_dlg_get_dlg_params.__warned.24
-ffffffff836f2034 b dml_rq_dlg_get_dlg_params.__warned.26
-ffffffff836f2038 b dml_rq_dlg_get_dlg_params.__warned.28
-ffffffff836f203c b dml_rq_dlg_get_dlg_params.__warned.30
-ffffffff836f2040 b dml_rq_dlg_get_dlg_params.__warned.32
-ffffffff836f2044 b dml_rq_dlg_get_dlg_params.__warned.34
-ffffffff836f2048 b dml_rq_dlg_get_dlg_params.__warned.36
-ffffffff836f204c b dml_rq_dlg_get_dlg_params.__warned.38
-ffffffff836f2050 b dml_rq_dlg_get_dlg_params.__warned.40
-ffffffff836f2054 b dml_rq_dlg_get_dlg_params.__warned.42
-ffffffff836f2058 b dml_rq_dlg_get_dlg_params.__warned.44
-ffffffff836f205c b dml_rq_dlg_get_dlg_params.__warned.46
-ffffffff836f2060 b dml_rq_dlg_get_dlg_params.__warned.48
-ffffffff836f2064 b calculate_ttu_cursor.__warned
-ffffffff836f2068 b calculate_ttu_cursor.__warned.51
-ffffffff836f206c b calculate_ttu_cursor.__warned.53
-ffffffff836f3000 b dcn301_update_bw_bounding_box.__warned
-ffffffff836f3004 b dcn301_calculate_wm_and_dlg_fp.__warned
-ffffffff836f3008 b calculate_wm_set_for_vlevel.__warned
-ffffffff836f4000 b dcn31_update_bw_bounding_box.__warned
-ffffffff836f4004 b dcn315_update_bw_bounding_box.__warned
-ffffffff836f4008 b dcn316_update_bw_bounding_box.__warned
-ffffffff836f5000 b DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation.__warned
-ffffffff836f5004 b DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation.__warned.3
-ffffffff836f6000 b get_meta_and_pte_attr.__warned
-ffffffff836f6004 b dml_rq_dlg_get_dlg_params.__warned
-ffffffff836f6008 b dml_rq_dlg_get_dlg_params.__warned.4
-ffffffff836f600c b dml_rq_dlg_get_dlg_params.__warned.6
-ffffffff836f6010 b dml_rq_dlg_get_dlg_params.__warned.8
-ffffffff836f6014 b dml_rq_dlg_get_dlg_params.__warned.10
-ffffffff836f6018 b dml_rq_dlg_get_dlg_params.__warned.12
-ffffffff836f601c b dml_rq_dlg_get_dlg_params.__warned.14
-ffffffff836f6020 b dml_rq_dlg_get_dlg_params.__warned.16
-ffffffff836f6024 b dml_rq_dlg_get_dlg_params.__warned.18
-ffffffff836f6028 b dml_rq_dlg_get_dlg_params.__warned.20
-ffffffff836f602c b dml_rq_dlg_get_dlg_params.__warned.22
-ffffffff836f6030 b dml_rq_dlg_get_dlg_params.__warned.24
-ffffffff836f6034 b dml_rq_dlg_get_dlg_params.__warned.26
-ffffffff836f6038 b dml_rq_dlg_get_dlg_params.__warned.28
-ffffffff836f603c b dml_rq_dlg_get_dlg_params.__warned.30
-ffffffff836f6040 b dml_rq_dlg_get_dlg_params.__warned.32
-ffffffff836f6044 b dml_rq_dlg_get_dlg_params.__warned.34
-ffffffff836f6048 b dml_rq_dlg_get_dlg_params.__warned.36
-ffffffff836f604c b dml_rq_dlg_get_dlg_params.__warned.38
-ffffffff836f6050 b dml_rq_dlg_get_dlg_params.__warned.40
-ffffffff836f6054 b dml_rq_dlg_get_dlg_params.__warned.42
-ffffffff836f6058 b dml_rq_dlg_get_dlg_params.__warned.44
-ffffffff836f605c b dml_rq_dlg_get_dlg_params.__warned.46
-ffffffff836f6060 b dml_rq_dlg_get_dlg_params.__warned.48
-ffffffff836f6064 b dml_rq_dlg_get_dlg_params.__warned.50
-ffffffff836f6068 b dml_rq_dlg_get_dlg_params.__warned.52
-ffffffff836f606c b calculate_ttu_cursor.__warned
-ffffffff836f6070 b calculate_ttu_cursor.__warned.55
-ffffffff836f6074 b calculate_ttu_cursor.__warned.57
-ffffffff836f7000 b dcn314_update_bw_bounding_box_fpu.__warned
-ffffffff836f7004 b dcn314_update_bw_bounding_box_fpu.__warned.3
-ffffffff836f7008 b dcn314_populate_dml_pipes_from_context_fpu.__warned
-ffffffff836f8000 b DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation.__warned
-ffffffff836f8004 b DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation.__warned.3
-ffffffff836f9000 b get_meta_and_pte_attr.__warned
-ffffffff836f9004 b dml_rq_dlg_get_dlg_params.__warned
-ffffffff836f9008 b dml_rq_dlg_get_dlg_params.__warned.4
-ffffffff836f900c b dml_rq_dlg_get_dlg_params.__warned.6
-ffffffff836f9010 b dml_rq_dlg_get_dlg_params.__warned.8
-ffffffff836f9014 b dml_rq_dlg_get_dlg_params.__warned.10
-ffffffff836f9018 b dml_rq_dlg_get_dlg_params.__warned.12
-ffffffff836f901c b dml_rq_dlg_get_dlg_params.__warned.14
-ffffffff836f9020 b dml_rq_dlg_get_dlg_params.__warned.16
-ffffffff836f9024 b dml_rq_dlg_get_dlg_params.__warned.18
-ffffffff836f9028 b dml_rq_dlg_get_dlg_params.__warned.20
-ffffffff836f902c b dml_rq_dlg_get_dlg_params.__warned.22
-ffffffff836f9030 b dml_rq_dlg_get_dlg_params.__warned.24
-ffffffff836f9034 b dml_rq_dlg_get_dlg_params.__warned.26
-ffffffff836f9038 b dml_rq_dlg_get_dlg_params.__warned.28
-ffffffff836f903c b dml_rq_dlg_get_dlg_params.__warned.30
-ffffffff836f9040 b dml_rq_dlg_get_dlg_params.__warned.32
-ffffffff836f9044 b dml_rq_dlg_get_dlg_params.__warned.34
-ffffffff836f9048 b dml_rq_dlg_get_dlg_params.__warned.36
-ffffffff836f904c b dml_rq_dlg_get_dlg_params.__warned.38
-ffffffff836f9050 b dml_rq_dlg_get_dlg_params.__warned.40
-ffffffff836f9054 b dml_rq_dlg_get_dlg_params.__warned.42
-ffffffff836f9058 b dml_rq_dlg_get_dlg_params.__warned.44
-ffffffff836f905c b dml_rq_dlg_get_dlg_params.__warned.46
-ffffffff836f9060 b dml_rq_dlg_get_dlg_params.__warned.48
-ffffffff836f9064 b dml_rq_dlg_get_dlg_params.__warned.50
-ffffffff836f9068 b dml_rq_dlg_get_dlg_params.__warned.52
-ffffffff836f906c b calculate_ttu_cursor.__warned
-ffffffff836f9070 b calculate_ttu_cursor.__warned.55
-ffffffff836f9074 b calculate_ttu_cursor.__warned.57
-ffffffff836fa000 b dcn32_find_dummy_latency_index_for_fw_based_mclk_switch.__warned
-ffffffff836fa004 b dcn32_internal_validate_bw.__warned
-ffffffff836fa008 b dcn32_internal_validate_bw.__warned.4
-ffffffff836fa00c b dcn32_internal_validate_bw.__warned.6
-ffffffff836fa010 b dcn32_internal_validate_bw.__warned.8
-ffffffff836fa014 b dcn32_internal_validate_bw.__warned.10
-ffffffff836fa018 b dcn32_internal_validate_bw.__warned.12
-ffffffff836fa01c b dcn32_split_stream_for_mpc_or_odm.__warned
-ffffffff836fa020 b dcn32_split_stream_for_mpc_or_odm.__warned.14
-ffffffff836fa024 b dcn32_split_stream_for_mpc_or_odm.__warned.16
-ffffffff836fa028 b dcn32_split_stream_for_mpc_or_odm.__warned.18
-ffffffff836fa02c b dcn32_split_stream_for_mpc_or_odm.__warned.20
-ffffffff836fa030 b dcn32_calculate_dlg_params.__warned
-ffffffff836fa034 b dcn32_calculate_dlg_params.__warned.23
-ffffffff836fb000 b dml32_rq_dlg_get_rq_reg.__warned
-ffffffff836fb004 b dml32_rq_dlg_get_rq_reg.__warned.3
-ffffffff836fb008 b dml32_rq_dlg_get_dlg_reg.__warned
-ffffffff836fb00c b dml32_rq_dlg_get_dlg_reg.__warned.6
-ffffffff836fb010 b dml32_rq_dlg_get_dlg_reg.__warned.8
-ffffffff836fb014 b dml32_rq_dlg_get_dlg_reg.__warned.10
-ffffffff836fb018 b dml32_rq_dlg_get_dlg_reg.__warned.12
-ffffffff836fb01c b dml32_rq_dlg_get_dlg_reg.__warned.14
-ffffffff836fb020 b dml32_rq_dlg_get_dlg_reg.__warned.16
-ffffffff836fb024 b dml32_rq_dlg_get_dlg_reg.__warned.18
-ffffffff836fb028 b dml32_rq_dlg_get_dlg_reg.__warned.20
-ffffffff836fb02c b dml32_rq_dlg_get_dlg_reg.__warned.22
-ffffffff836fb030 b dml32_rq_dlg_get_dlg_reg.__warned.24
-ffffffff836fb034 b dml32_rq_dlg_get_dlg_reg.__warned.26
-ffffffff836fb038 b dml32_rq_dlg_get_dlg_reg.__warned.28
-ffffffff836fb03c b dml32_rq_dlg_get_dlg_reg.__warned.30
-ffffffff836fb040 b dml32_rq_dlg_get_dlg_reg.__warned.32
-ffffffff836fb044 b dml32_rq_dlg_get_dlg_reg.__warned.34
-ffffffff836fb048 b dml32_rq_dlg_get_dlg_reg.__warned.36
-ffffffff836fb04c b dml32_rq_dlg_get_dlg_reg.__warned.38
-ffffffff836fb050 b dml32_rq_dlg_get_dlg_reg.__warned.40
-ffffffff836fb054 b dml32_rq_dlg_get_dlg_reg.__warned.42
-ffffffff836fb058 b dml32_rq_dlg_get_dlg_reg.__warned.44
-ffffffff836fb05c b dml32_rq_dlg_get_dlg_reg.__warned.46
-ffffffff836fb060 b dml32_rq_dlg_get_dlg_reg.__warned.48
-ffffffff836fb064 b dml32_rq_dlg_get_dlg_reg.__warned.50
-ffffffff836fb068 b dml32_rq_dlg_get_dlg_reg.__warned.52
-ffffffff836fb06c b dml32_rq_dlg_get_dlg_reg.__warned.54
-ffffffff836fb070 b dml32_rq_dlg_get_dlg_reg.__warned.56
-ffffffff836fc000 b ModeSupportAndSystemConfiguration.__warned
-ffffffff836fc004 b fetch_pipe_params.__warned
-ffffffff836fc008 b fetch_pipe_params.__warned.4
-ffffffff836fc00c b get_pipe_idx.__warned
-ffffffff836fc010 b get_pipe_idx.__warned.7
-ffffffff836fd000 b dml1_rq_dlg_get_dlg_params.__warned
-ffffffff836fd004 b dml1_rq_dlg_get_dlg_params.__warned.3
-ffffffff836fd008 b dml1_rq_dlg_get_dlg_params.__warned.5
-ffffffff836fd00c b dml1_rq_dlg_get_dlg_params.__warned.7
-ffffffff836fd010 b dml1_rq_dlg_get_dlg_params.__warned.9
-ffffffff836fd014 b dml1_rq_dlg_get_dlg_params.__warned.11
-ffffffff836fd018 b dml1_rq_dlg_get_dlg_params.__warned.13
-ffffffff836fd01c b dml1_rq_dlg_get_dlg_params.__warned.15
-ffffffff836fd020 b dml1_rq_dlg_get_dlg_params.__warned.17
-ffffffff836fd024 b dml1_rq_dlg_get_dlg_params.__warned.19
-ffffffff836fd028 b dml1_rq_dlg_get_dlg_params.__warned.21
-ffffffff836fd02c b dml1_rq_dlg_get_dlg_params.__warned.23
-ffffffff836fd030 b dml1_rq_dlg_get_dlg_params.__warned.25
-ffffffff836fd034 b dml1_rq_dlg_get_dlg_params.__warned.27
-ffffffff836fd038 b dml1_rq_dlg_get_dlg_params.__warned.29
-ffffffff836fd03c b dml1_rq_dlg_get_dlg_params.__warned.31
-ffffffff836fd040 b dml1_rq_dlg_get_dlg_params.__warned.33
-ffffffff836fd044 b dml1_rq_dlg_get_dlg_params.__warned.35
-ffffffff836fd048 b dml1_rq_dlg_get_dlg_params.__warned.37
-ffffffff836fd04c b dml1_rq_dlg_get_dlg_params.__warned.39
-ffffffff836fd050 b dml1_rq_dlg_get_dlg_params.__warned.41
-ffffffff836fd054 b dml1_rq_dlg_get_dlg_params.__warned.43
-ffffffff836fd058 b dml1_rq_dlg_get_dlg_params.__warned.45
-ffffffff836fd05c b dml1_rq_dlg_get_dlg_params.__warned.47
-ffffffff836fd060 b dml1_rq_dlg_get_dlg_params.__warned.49
-ffffffff836fd064 b dml1_rq_dlg_get_dlg_params.__warned.51
-ffffffff836fd068 b dml1_rq_dlg_get_dlg_params.__warned.53
-ffffffff836fd06c b dml1_rq_dlg_get_dlg_params.__warned.55
-ffffffff836fd070 b dml1_rq_dlg_get_dlg_params.__warned.57
-ffffffff836fd074 b dml1_rq_dlg_get_dlg_params.__warned.59
-ffffffff836fd078 b get_surf_rq_param.__warned
-ffffffff836fd07c b get_surf_rq_param.__warned.62
-ffffffff836fd080 b get_surf_rq_param.__warned.64
-ffffffff836fd084 b get_surf_rq_param.__warned.66
-ffffffff836fd088 b dml1_rq_dlg_get_row_heights.__warned
-ffffffff836fd08c b dml1_rq_dlg_get_row_heights.__warned.67
-ffffffff836fd090 b get_swath_need.__warned
-ffffffff836fe000 b dc_dsc_parse_dsc_dpcd.__warned
-ffffffff836fe001 b dsc_policy_disable_dsc_stream_overhead
-ffffffff836fe002 b dsc_policy_enable_dsc_when_not_needed
-ffffffff836fe004 b dc_fixpt_sub.__warned
-ffffffff836fe008 b dc_fixpt_add.__warned
-ffffffff836fe00c b dc_fixpt_ceil.__warned
-ffffffff836ff000 b dal_hw_gpio_destruct.__warned
-ffffffff83700000 b update_dio_stream_allocation_table.__warned
-ffffffff83701000 b update_dpia_stream_allocation_table.status
-ffffffff83701004 b update_dpia_stream_allocation_table.__warned
-ffffffff83701008 b update_dpia_stream_allocation_table.__warned.4
-ffffffff83702000 b dmub_srv_hw_init.__warned
-ffffffff83703000 b coordinates_x
-ffffffff83708050 b dc_fixpt_add.__warned
-ffffffff83708054 b dc_fixpt_sub.__warned
-ffffffff83708058 b build_evenly_distributed_points.__warned
-ffffffff83709000 b pq_initialized
-ffffffff83709001 b de_pg_initialized
-ffffffff83709010 b pq_table
-ffffffff8370a020 b de_pq_table
-ffffffff8370c000 b psr_su_set_y_granularity.__warned
-ffffffff8370c004 b fill_backlight_transform_table_v_2_2.__warned
-ffffffff8370c008 b fill_backlight_transform_table.__warned
-ffffffff8370d000 b mod_vmid_get_for_ptb.__warned
-ffffffff8370e000 b cyan_skillfish_sclk_default
-ffffffff8370e004 b cyan_skillfish_user_settings.0
-ffffffff8370e008 b cyan_skillfish_user_settings.1
-ffffffff8370f000 B pci_mcfgt
-ffffffff8370f008 B pci_mcfg_addr
-ffffffff8370f010 B pci_mcfg_min_bus
-ffffffff8370f014 B pci_mcfg_max_bus
-ffffffff8370f020 B pci_mcfgh
-ffffffff8370f820 b pci_intr_string.irqstr
-ffffffff8370f860 B pciio_ex
-ffffffff8370f868 B pcimem_ex
-ffffffff8370f870 B pcibus_ex
-ffffffff83710000 b ddb_vgapostp
-ffffffff83711000 B cardsloteventpool
-ffffffff83712000 B rbus_null
-ffffffff83713000 B pcmcia_verbose
-ffffffff83714000 B isa_mem_head
-ffffffff83714008 B isa_dev
-ffffffff83714010 B isadma_dmam
-ffffffff83715000 b spkr_attached
-ffffffff83715008 b ppicookie
-ffffffff83715010 b spkr_active
-ffffffff83715018 b spkr_inbuf
-ffffffff83715020 b octave
-ffffffff83715024 b whole
-ffffffff83715028 b fill
-ffffffff8371502c b value
-ffffffff83715030 b octtrack
-ffffffff83715034 b octprefix
-ffffffff83716000 B it_softc_list
-ffffffff83717000 B aps_timeout
-ffffffff83718000 B intrtype
-ffffffff83718040 B intrhand
-ffffffff837180c0 B isa_dma_stats_loads
-ffffffff837180c8 B isa_dma_stats_bounces
-ffffffff837180d0 B isa_dma_stats_nbouncebufs
-ffffffff837180e0 B intrlevel
-ffffffff83719000 B wsdisplay_console_conf
-ffffffff83719028 B wsdisplay_console_initted
-ffffffff83719030 B wsdisplay_console_device
-ffffffff83719038 B wsdisplay_clearonclose
-ffffffff8371903c B wsdisplay_cons_pollmode
-ffffffff83719040 B wsdisplay_cons_kbd_pollc
-ffffffff83719048 B ws_get_param
-ffffffff83719050 B ws_set_param
-ffffffff8371a000 b wskbd_console_data
-ffffffff8371a040 b wskbd_console_initted
-ffffffff8371a048 b wskbd_console_device
-ffffffff8371a050 B wskbd_get_backlight
-ffffffff8371a058 B wskbd_set_backlight
-ffffffff8371a060 b wskbd_cngetc.num
-ffffffff8371a064 b wskbd_cngetc.pos
-ffffffff8371b000 b compose_tab_inorder
-ffffffff8371c000 B nwsmux
-ffffffff8371c008 B wsmuxdevs
-ffffffff8371d000 B wsemul_vt100_console_emuldata
-ffffffff8371e000 B pckbd_consdata
-ffffffff8371e038 B pckbd_bell_fn
-ffffffff8371e040 B pckbd_bell_fn_arg
-ffffffff8371f000 b wscninit.initted
-ffffffff83720000 B pctr_isamd
-ffffffff83720004 B pctr_isintel
-ffffffff83720008 B pctr_intel_cap
-ffffffff83720010 B pctr_fn
-ffffffff83721000 b nvram_initialized
-ffffffff83722000 B hidkbd_is_console
-ffffffff83722008 B hidkbd_bell_fn
-ffffffff83722010 B hidkbd_bell_fn_arg
-ffffffff83723000 B usb_task_thread_proc
-ffffffff83723008 B usb_abort_task_thread_proc
-ffffffff83723010 b usb_nbuses
-ffffffff83723018 B usbpalock
-ffffffff83723028 B usb_abort_tasks
-ffffffff83723038 B usb_explore_tasks
-ffffffff83723048 B usb_generic_tasks
-ffffffff83723058 b usb_run_abort_tasks
-ffffffff8372305c b usb_run_tasks
-ffffffff83723060 B explore_pending
-ffffffff83724000 B usb_blk_freelist
-ffffffff83724008 B usb_blk_nfree
-ffffffff83724010 B usb_frag_freelist
-ffffffff83725000 b usbd_errstr.buffer
-ffffffff83725008 b usb_delay_ms.usb_delay_wchan
-ffffffff83725010 b usbd_probe_and_attach.cookie
-ffffffff83726000 b t_wait
-ffffffff83726004 b t_trust
-ffffffff83727000 B umb_session_id
-ffffffff83727010 b umb_val2descr.sval
-ffffffff83728000 b probe_ic
-ffffffff83728008 b probe_addr
-ffffffff83728010 b probe_val
-ffffffff83728110 B skip_fc
-ffffffff83728118 B ignore_addrs
-ffffffff83728120 b iic_dump.iicvalcnt
-ffffffff83729000 B acpi_softc
-ffffffff83729008 B acpiwqpool
-ffffffff837291b0 B acpi_enabled
-ffffffff837291b4 b acpi_maptable.tblid
-ffffffff837291b8 b acpi_add_device.nacpicpus
-ffffffff837291bc B acpi_force_bm
-ffffffff837291c0 B mouse_has_softbtn
-ffffffff837291c4 B acpi_evindex
-ffffffff837291c8 B acpi_poll_enabled
-ffffffff837291cc B acpi_hasprocfvs
-ffffffff837291d0 B acpi_haspci
-ffffffff8372a000 B aml_root
-ffffffff8372a060 B aml_lastscope
-ffffffff8372a068 B aml_ophash
-ffffffff8372a070 b aml_mnem.mnemstr
-ffffffff8372a090 B aml_notify_list
-ffffffff8372a098 B acpi_nalloc
-ffffffff8372a0a0 b acpi_sleep.acpinowait
-ffffffff8372a0b0 b aml_nodename.namebuf
-ffffffff8372a130 b aml_getname.namebuf
-ffffffff8372a1b0 b aml_getname.p
-ffffffff8372a1b8 b global_lock_count
-ffffffff8372a1c0 b aml_eisaid.id
-ffffffff8372a1c8 B aml_global_lock
-ffffffff8372a1d0 b aml_mapresource.map
-ffffffff8372a210 b aml_val_to_string.buffer
-ffffffff8372a310 B aml_error
-ffffffff8372a314 B odp
-ffffffff8372a318 B maxdp
-ffffffff8372a31c B aml_busy
-ffffffff8372b000 B scope
-ffffffff8372c000 B acpibtn_lids
-ffffffff8372d000 B cst_stats
-ffffffff8372e000 B acpihpet_attached
-ffffffff8372f000 b acpiec_wait.acpiecnowait
-ffffffff83730000 B acpitz_cpu_setperf
-ffffffff83731000 B acpimadt_busses
-ffffffff83734000 B acpimadt_isa_bus
-ffffffff83734030 b lapic_map
-ffffffff83735000 B acpidmar_ddb
-ffffffff83735010 b dmar_bdf.bdf
-ffffffff83735030 B acpidmar_sc
-ffffffff83735038 B domain_map_page
-ffffffff83735040 b dom_bdf.mmm
-ffffffff83735070 b iommu_init.niommu
-ffffffff83735078 b acpidmar_pci_attach.dom
-ffffffff83735080 b sid_flag
-ffffffff83775080 b ivhd_showpage.show
-ffffffff83775084 b ivhd_iommu_init.niommu
-ffffffff83775088 b acpidmar_intr.ofe.0
-ffffffff83775090 b acpidmar_intr.ofe.1
-ffffffff83776000 b dwiic_i2c_intr_string.irqstr
-ffffffff83777000 B acpihve_attached
-ffffffff83778000 B efi_jmpbuf
-ffffffff83779000 B vm_pool
-ffffffff837791a8 B vcpu_pool
-ffffffff83779350 B vmm_softc
-ffffffff8377a000 B l1tf_flush_region
-ffffffff8377b000 B sdmmc_verbose
-ffffffff8377c000 B utc_offset
-ffffffff8377c008 B bufpages
-ffffffff8377c010 B utsname
-ffffffff8377d000 B mountroot
-ffffffff8377e000 B __kernel_bss_end
+ffffffff836ed000 b DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation.__warned
+ffffffff836ee000 b get_meta_and_pte_attr.__warned
+ffffffff836ee004 b dml_rq_dlg_get_dlg_params.__warned
+ffffffff836ee008 b dml_rq_dlg_get_dlg_params.__warned.4
+ffffffff836ee00c b dml_rq_dlg_get_dlg_params.__warned.6
+ffffffff836ee010 b dml_rq_dlg_get_dlg_params.__warned.8
+ffffffff836ee014 b dml_rq_dlg_get_dlg_params.__warned.10
+ffffffff836ee018 b dml_rq_dlg_get_dlg_params.__warned.12
+ffffffff836ee01c b dml_rq_dlg_get_dlg_params.__warned.14
+ffffffff836ee020 b dml_rq_dlg_get_dlg_params.__warned.16
+ffffffff836ee024 b dml_rq_dlg_get_dlg_params.__warned.18
+ffffffff836ee028 b dml_rq_dlg_get_dlg_params.__warned.20
+ffffffff836ee02c b dml_rq_dlg_get_dlg_params.__warned.22
+ffffffff836ee030 b dml_rq_dlg_get_dlg_params.__warned.24
+ffffffff836ee034 b dml_rq_dlg_get_dlg_params.__warned.26
+ffffffff836ee038 b dml_rq_dlg_get_dlg_params.__warned.28
+ffffffff836ee03c b dml_rq_dlg_get_dlg_params.__warned.30
+ffffffff836ee040 b dml_rq_dlg_get_dlg_params.__warned.32
+ffffffff836ee044 b dml_rq_dlg_get_dlg_params.__warned.34
+ffffffff836ee048 b dml_rq_dlg_get_dlg_params.__warned.36
+ffffffff836ee04c b dml_rq_dlg_get_dlg_params.__warned.38
+ffffffff836ee050 b dml_rq_dlg_get_dlg_params.__warned.40
+ffffffff836ee054 b dml_rq_dlg_get_dlg_params.__warned.42
+ffffffff836ee058 b dml_rq_dlg_get_dlg_params.__warned.44
+ffffffff836ee05c b dml_rq_dlg_get_dlg_params.__warned.46
+ffffffff836ee060 b calculate_ttu_cursor.__warned
+ffffffff836ee064 b calculate_ttu_cursor.__warned.49
+ffffffff836ee068 b calculate_ttu_cursor.__warned.51
+ffffffff836ef000 b optc3_fpu_set_vrr_m_const.__warned
+ffffffff836ef004 b dcn30_find_dummy_latency_index_for_fw_based_mclk_switch.__warned
+ffffffff836f0000 b DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation.__warned
+ffffffff836f0004 b DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation.__warned.3
+ffffffff836f1000 b get_meta_and_pte_attr.__warned
+ffffffff836f1004 b dml_rq_dlg_get_dlg_params.__warned
+ffffffff836f1008 b dml_rq_dlg_get_dlg_params.__warned.4
+ffffffff836f100c b dml_rq_dlg_get_dlg_params.__warned.6
+ffffffff836f1010 b dml_rq_dlg_get_dlg_params.__warned.8
+ffffffff836f1014 b dml_rq_dlg_get_dlg_params.__warned.10
+ffffffff836f1018 b dml_rq_dlg_get_dlg_params.__warned.12
+ffffffff836f101c b dml_rq_dlg_get_dlg_params.__warned.14
+ffffffff836f1020 b dml_rq_dlg_get_dlg_params.__warned.16
+ffffffff836f1024 b dml_rq_dlg_get_dlg_params.__warned.18
+ffffffff836f1028 b dml_rq_dlg_get_dlg_params.__warned.20
+ffffffff836f102c b dml_rq_dlg_get_dlg_params.__warned.22
+ffffffff836f1030 b dml_rq_dlg_get_dlg_params.__warned.24
+ffffffff836f1034 b dml_rq_dlg_get_dlg_params.__warned.26
+ffffffff836f1038 b dml_rq_dlg_get_dlg_params.__warned.28
+ffffffff836f103c b dml_rq_dlg_get_dlg_params.__warned.30
+ffffffff836f1040 b dml_rq_dlg_get_dlg_params.__warned.32
+ffffffff836f1044 b dml_rq_dlg_get_dlg_params.__warned.34
+ffffffff836f1048 b dml_rq_dlg_get_dlg_params.__warned.36
+ffffffff836f104c b dml_rq_dlg_get_dlg_params.__warned.38
+ffffffff836f1050 b dml_rq_dlg_get_dlg_params.__warned.40
+ffffffff836f1054 b dml_rq_dlg_get_dlg_params.__warned.42
+ffffffff836f1058 b dml_rq_dlg_get_dlg_params.__warned.44
+ffffffff836f105c b dml_rq_dlg_get_dlg_params.__warned.46
+ffffffff836f1060 b dml_rq_dlg_get_dlg_params.__warned.48
+ffffffff836f1064 b calculate_ttu_cursor.__warned
+ffffffff836f1068 b calculate_ttu_cursor.__warned.51
+ffffffff836f106c b calculate_ttu_cursor.__warned.53
+ffffffff836f2000 b dcn301_update_bw_bounding_box.__warned
+ffffffff836f2004 b dcn301_calculate_wm_and_dlg_fp.__warned
+ffffffff836f2008 b calculate_wm_set_for_vlevel.__warned
+ffffffff836f3000 b dcn31_update_bw_bounding_box.__warned
+ffffffff836f3004 b dcn315_update_bw_bounding_box.__warned
+ffffffff836f3008 b dcn316_update_bw_bounding_box.__warned
+ffffffff836f4000 b DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation.__warned
+ffffffff836f4004 b DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation.__warned.3
+ffffffff836f5000 b get_meta_and_pte_attr.__warned
+ffffffff836f5004 b dml_rq_dlg_get_dlg_params.__warned
+ffffffff836f5008 b dml_rq_dlg_get_dlg_params.__warned.4
+ffffffff836f500c b dml_rq_dlg_get_dlg_params.__warned.6
+ffffffff836f5010 b dml_rq_dlg_get_dlg_params.__warned.8
+ffffffff836f5014 b dml_rq_dlg_get_dlg_params.__warned.10
+ffffffff836f5018 b dml_rq_dlg_get_dlg_params.__warned.12
+ffffffff836f501c b dml_rq_dlg_get_dlg_params.__warned.14
+ffffffff836f5020 b dml_rq_dlg_get_dlg_params.__warned.16
+ffffffff836f5024 b dml_rq_dlg_get_dlg_params.__warned.18
+ffffffff836f5028 b dml_rq_dlg_get_dlg_params.__warned.20
+ffffffff836f502c b dml_rq_dlg_get_dlg_params.__warned.22
+ffffffff836f5030 b dml_rq_dlg_get_dlg_params.__warned.24
+ffffffff836f5034 b dml_rq_dlg_get_dlg_params.__warned.26
+ffffffff836f5038 b dml_rq_dlg_get_dlg_params.__warned.28
+ffffffff836f503c b dml_rq_dlg_get_dlg_params.__warned.30
+ffffffff836f5040 b dml_rq_dlg_get_dlg_params.__warned.32
+ffffffff836f5044 b dml_rq_dlg_get_dlg_params.__warned.34
+ffffffff836f5048 b dml_rq_dlg_get_dlg_params.__warned.36
+ffffffff836f504c b dml_rq_dlg_get_dlg_params.__warned.38
+ffffffff836f5050 b dml_rq_dlg_get_dlg_params.__warned.40
+ffffffff836f5054 b dml_rq_dlg_get_dlg_params.__warned.42
+ffffffff836f5058 b dml_rq_dlg_get_dlg_params.__warned.44
+ffffffff836f505c b dml_rq_dlg_get_dlg_params.__warned.46
+ffffffff836f5060 b dml_rq_dlg_get_dlg_params.__warned.48
+ffffffff836f5064 b dml_rq_dlg_get_dlg_params.__warned.50
+ffffffff836f5068 b dml_rq_dlg_get_dlg_params.__warned.52
+ffffffff836f506c b calculate_ttu_cursor.__warned
+ffffffff836f5070 b calculate_ttu_cursor.__warned.55
+ffffffff836f5074 b calculate_ttu_cursor.__warned.57
+ffffffff836f6000 b dcn314_update_bw_bounding_box_fpu.__warned
+ffffffff836f6004 b dcn314_update_bw_bounding_box_fpu.__warned.3
+ffffffff836f6008 b dcn314_populate_dml_pipes_from_context_fpu.__warned
+ffffffff836f7000 b DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation.__warned
+ffffffff836f7004 b DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation.__warned.3
+ffffffff836f8000 b get_meta_and_pte_attr.__warned
+ffffffff836f8004 b dml_rq_dlg_get_dlg_params.__warned
+ffffffff836f8008 b dml_rq_dlg_get_dlg_params.__warned.4
+ffffffff836f800c b dml_rq_dlg_get_dlg_params.__warned.6
+ffffffff836f8010 b dml_rq_dlg_get_dlg_params.__warned.8
+ffffffff836f8014 b dml_rq_dlg_get_dlg_params.__warned.10
+ffffffff836f8018 b dml_rq_dlg_get_dlg_params.__warned.12
+ffffffff836f801c b dml_rq_dlg_get_dlg_params.__warned.14
+ffffffff836f8020 b dml_rq_dlg_get_dlg_params.__warned.16
+ffffffff836f8024 b dml_rq_dlg_get_dlg_params.__warned.18
+ffffffff836f8028 b dml_rq_dlg_get_dlg_params.__warned.20
+ffffffff836f802c b dml_rq_dlg_get_dlg_params.__warned.22
+ffffffff836f8030 b dml_rq_dlg_get_dlg_params.__warned.24
+ffffffff836f8034 b dml_rq_dlg_get_dlg_params.__warned.26
+ffffffff836f8038 b dml_rq_dlg_get_dlg_params.__warned.28
+ffffffff836f803c b dml_rq_dlg_get_dlg_params.__warned.30
+ffffffff836f8040 b dml_rq_dlg_get_dlg_params.__warned.32
+ffffffff836f8044 b dml_rq_dlg_get_dlg_params.__warned.34
+ffffffff836f8048 b dml_rq_dlg_get_dlg_params.__warned.36
+ffffffff836f804c b dml_rq_dlg_get_dlg_params.__warned.38
+ffffffff836f8050 b dml_rq_dlg_get_dlg_params.__warned.40
+ffffffff836f8054 b dml_rq_dlg_get_dlg_params.__warned.42
+ffffffff836f8058 b dml_rq_dlg_get_dlg_params.__warned.44
+ffffffff836f805c b dml_rq_dlg_get_dlg_params.__warned.46
+ffffffff836f8060 b dml_rq_dlg_get_dlg_params.__warned.48
+ffffffff836f8064 b dml_rq_dlg_get_dlg_params.__warned.50
+ffffffff836f8068 b dml_rq_dlg_get_dlg_params.__warned.52
+ffffffff836f806c b calculate_ttu_cursor.__warned
+ffffffff836f8070 b calculate_ttu_cursor.__warned.55
+ffffffff836f8074 b calculate_ttu_cursor.__warned.57
+ffffffff836f9000 b dcn32_find_dummy_latency_index_for_fw_based_mclk_switch.__warned
+ffffffff836f9004 b dcn32_internal_validate_bw.__warned
+ffffffff836f9008 b dcn32_internal_validate_bw.__warned.4
+ffffffff836f900c b dcn32_internal_validate_bw.__warned.6
+ffffffff836f9010 b dcn32_internal_validate_bw.__warned.8
+ffffffff836f9014 b dcn32_internal_validate_bw.__warned.10
+ffffffff836f9018 b dcn32_internal_validate_bw.__warned.12
+ffffffff836f901c b dcn32_split_stream_for_mpc_or_odm.__warned
+ffffffff836f9020 b dcn32_split_stream_for_mpc_or_odm.__warned.14
+ffffffff836f9024 b dcn32_split_stream_for_mpc_or_odm.__warned.16
+ffffffff836f9028 b dcn32_split_stream_for_mpc_or_odm.__warned.18
+ffffffff836f902c b dcn32_split_stream_for_mpc_or_odm.__warned.20
+ffffffff836f9030 b dcn32_calculate_dlg_params.__warned
+ffffffff836f9034 b dcn32_calculate_dlg_params.__warned.23
+ffffffff836fa000 b dml32_rq_dlg_get_rq_reg.__warned
+ffffffff836fa004 b dml32_rq_dlg_get_rq_reg.__warned.3
+ffffffff836fa008 b dml32_rq_dlg_get_dlg_reg.__warned
+ffffffff836fa00c b dml32_rq_dlg_get_dlg_reg.__warned.6
+ffffffff836fa010 b dml32_rq_dlg_get_dlg_reg.__warned.8
+ffffffff836fa014 b dml32_rq_dlg_get_dlg_reg.__warned.10
+ffffffff836fa018 b dml32_rq_dlg_get_dlg_reg.__warned.12
+ffffffff836fa01c b dml32_rq_dlg_get_dlg_reg.__warned.14
+ffffffff836fa020 b dml32_rq_dlg_get_dlg_reg.__warned.16
+ffffffff836fa024 b dml32_rq_dlg_get_dlg_reg.__warned.18
+ffffffff836fa028 b dml32_rq_dlg_get_dlg_reg.__warned.20
+ffffffff836fa02c b dml32_rq_dlg_get_dlg_reg.__warned.22
+ffffffff836fa030 b dml32_rq_dlg_get_dlg_reg.__warned.24
+ffffffff836fa034 b dml32_rq_dlg_get_dlg_reg.__warned.26
+ffffffff836fa038 b dml32_rq_dlg_get_dlg_reg.__warned.28
+ffffffff836fa03c b dml32_rq_dlg_get_dlg_reg.__warned.30
+ffffffff836fa040 b dml32_rq_dlg_get_dlg_reg.__warned.32
+ffffffff836fa044 b dml32_rq_dlg_get_dlg_reg.__warned.34
+ffffffff836fa048 b dml32_rq_dlg_get_dlg_reg.__warned.36
+ffffffff836fa04c b dml32_rq_dlg_get_dlg_reg.__warned.38
+ffffffff836fa050 b dml32_rq_dlg_get_dlg_reg.__warned.40
+ffffffff836fa054 b dml32_rq_dlg_get_dlg_reg.__warned.42
+ffffffff836fa058 b dml32_rq_dlg_get_dlg_reg.__warned.44
+ffffffff836fa05c b dml32_rq_dlg_get_dlg_reg.__warned.46
+ffffffff836fa060 b dml32_rq_dlg_get_dlg_reg.__warned.48
+ffffffff836fa064 b dml32_rq_dlg_get_dlg_reg.__warned.50
+ffffffff836fa068 b dml32_rq_dlg_get_dlg_reg.__warned.52
+ffffffff836fa06c b dml32_rq_dlg_get_dlg_reg.__warned.54
+ffffffff836fa070 b dml32_rq_dlg_get_dlg_reg.__warned.56
+ffffffff836fb000 b ModeSupportAndSystemConfiguration.__warned
+ffffffff836fb004 b fetch_pipe_params.__warned
+ffffffff836fb008 b fetch_pipe_params.__warned.4
+ffffffff836fb00c b get_pipe_idx.__warned
+ffffffff836fb010 b get_pipe_idx.__warned.7
+ffffffff836fc000 b dml1_rq_dlg_get_dlg_params.__warned
+ffffffff836fc004 b dml1_rq_dlg_get_dlg_params.__warned.3
+ffffffff836fc008 b dml1_rq_dlg_get_dlg_params.__warned.5
+ffffffff836fc00c b dml1_rq_dlg_get_dlg_params.__warned.7
+ffffffff836fc010 b dml1_rq_dlg_get_dlg_params.__warned.9
+ffffffff836fc014 b dml1_rq_dlg_get_dlg_params.__warned.11
+ffffffff836fc018 b dml1_rq_dlg_get_dlg_params.__warned.13
+ffffffff836fc01c b dml1_rq_dlg_get_dlg_params.__warned.15
+ffffffff836fc020 b dml1_rq_dlg_get_dlg_params.__warned.17
+ffffffff836fc024 b dml1_rq_dlg_get_dlg_params.__warned.19
+ffffffff836fc028 b dml1_rq_dlg_get_dlg_params.__warned.21
+ffffffff836fc02c b dml1_rq_dlg_get_dlg_params.__warned.23
+ffffffff836fc030 b dml1_rq_dlg_get_dlg_params.__warned.25
+ffffffff836fc034 b dml1_rq_dlg_get_dlg_params.__warned.27
+ffffffff836fc038 b dml1_rq_dlg_get_dlg_params.__warned.29
+ffffffff836fc03c b dml1_rq_dlg_get_dlg_params.__warned.31
+ffffffff836fc040 b dml1_rq_dlg_get_dlg_params.__warned.33
+ffffffff836fc044 b dml1_rq_dlg_get_dlg_params.__warned.35
+ffffffff836fc048 b dml1_rq_dlg_get_dlg_params.__warned.37
+ffffffff836fc04c b dml1_rq_dlg_get_dlg_params.__warned.39
+ffffffff836fc050 b dml1_rq_dlg_get_dlg_params.__warned.41
+ffffffff836fc054 b dml1_rq_dlg_get_dlg_params.__warned.43
+ffffffff836fc058 b dml1_rq_dlg_get_dlg_params.__warned.45
+ffffffff836fc05c b dml1_rq_dlg_get_dlg_params.__warned.47
+ffffffff836fc060 b dml1_rq_dlg_get_dlg_params.__warned.49
+ffffffff836fc064 b dml1_rq_dlg_get_dlg_params.__warned.51
+ffffffff836fc068 b dml1_rq_dlg_get_dlg_params.__warned.53
+ffffffff836fc06c b dml1_rq_dlg_get_dlg_params.__warned.55
+ffffffff836fc070 b dml1_rq_dlg_get_dlg_params.__warned.57
+ffffffff836fc074 b dml1_rq_dlg_get_dlg_params.__warned.59
+ffffffff836fc078 b get_surf_rq_param.__warned
+ffffffff836fc07c b get_surf_rq_param.__warned.62
+ffffffff836fc080 b get_surf_rq_param.__warned.64
+ffffffff836fc084 b get_surf_rq_param.__warned.66
+ffffffff836fc088 b dml1_rq_dlg_get_row_heights.__warned
+ffffffff836fc08c b dml1_rq_dlg_get_row_heights.__warned.67
+ffffffff836fc090 b get_swath_need.__warned
+ffffffff836fd000 b dc_dsc_parse_dsc_dpcd.__warned
+ffffffff836fd001 b dsc_policy_disable_dsc_stream_overhead
+ffffffff836fd002 b dsc_policy_enable_dsc_when_not_needed
+ffffffff836fd004 b dc_fixpt_sub.__warned
+ffffffff836fd008 b dc_fixpt_add.__warned
+ffffffff836fd00c b dc_fixpt_ceil.__warned
+ffffffff836fe000 b dal_hw_gpio_destruct.__warned
+ffffffff836ff000 b update_dio_stream_allocation_table.__warned
+ffffffff83700000 b update_dpia_stream_allocation_table.status
+ffffffff83700004 b update_dpia_stream_allocation_table.__warned
+ffffffff83700008 b update_dpia_stream_allocation_table.__warned.4
+ffffffff83701000 b dmub_srv_hw_init.__warned
+ffffffff83702000 b coordinates_x
+ffffffff83707050 b dc_fixpt_add.__warned
+ffffffff83707054 b dc_fixpt_sub.__warned
+ffffffff83707058 b build_evenly_distributed_points.__warned
+ffffffff83708000 b pq_initialized
+ffffffff83708001 b de_pg_initialized
+ffffffff83708010 b pq_table
+ffffffff83709020 b de_pq_table
+ffffffff8370b000 b psr_su_set_y_granularity.__warned
+ffffffff8370b004 b fill_backlight_transform_table_v_2_2.__warned
+ffffffff8370b008 b fill_backlight_transform_table.__warned
+ffffffff8370c000 b mod_vmid_get_for_ptb.__warned
+ffffffff8370d000 b cyan_skillfish_sclk_default
+ffffffff8370d004 b cyan_skillfish_user_settings.0
+ffffffff8370d008 b cyan_skillfish_user_settings.1
+ffffffff8370e000 B pci_mcfgt
+ffffffff8370e008 B pci_mcfg_addr
+ffffffff8370e010 B pci_mcfg_min_bus
+ffffffff8370e014 B pci_mcfg_max_bus
+ffffffff8370e020 B pci_mcfgh
+ffffffff8370e820 b pci_intr_string.irqstr
+ffffffff8370e860 B pciio_ex
+ffffffff8370e868 B pcimem_ex
+ffffffff8370e870 B pcibus_ex
+ffffffff8370f000 b ddb_vgapostp
+ffffffff83710000 B cardsloteventpool
+ffffffff83711000 B rbus_null
+ffffffff83712000 B pcmcia_verbose
+ffffffff83713000 B isa_mem_head
+ffffffff83713008 B isa_dev
+ffffffff83713010 B isadma_dmam
+ffffffff83714000 b spkr_attached
+ffffffff83714008 b ppicookie
+ffffffff83714010 b spkr_active
+ffffffff83714018 b spkr_inbuf
+ffffffff83714020 b octave
+ffffffff83714024 b whole
+ffffffff83714028 b fill
+ffffffff8371402c b value
+ffffffff83714030 b octtrack
+ffffffff83714034 b octprefix
+ffffffff83715000 B it_softc_list
+ffffffff83716000 B aps_timeout
+ffffffff83717000 B intrtype
+ffffffff83717040 B intrhand
+ffffffff837170c0 B isa_dma_stats_loads
+ffffffff837170c8 B isa_dma_stats_bounces
+ffffffff837170d0 B isa_dma_stats_nbouncebufs
+ffffffff837170e0 B intrlevel
+ffffffff83718000 B wsdisplay_console_conf
+ffffffff83718028 B wsdisplay_console_initted
+ffffffff83718030 B wsdisplay_console_device
+ffffffff83718038 B wsdisplay_clearonclose
+ffffffff8371803c B wsdisplay_cons_pollmode
+ffffffff83718040 B wsdisplay_cons_kbd_pollc
+ffffffff83718048 B ws_get_param
+ffffffff83718050 B ws_set_param
+ffffffff83719000 b wskbd_console_data
+ffffffff83719040 b wskbd_console_initted
+ffffffff83719048 b wskbd_console_device
+ffffffff83719050 B wskbd_get_backlight
+ffffffff83719058 B wskbd_set_backlight
+ffffffff83719060 b wskbd_cngetc.num
+ffffffff83719064 b wskbd_cngetc.pos
+ffffffff8371a000 b compose_tab_inorder
+ffffffff8371b000 B nwsmux
+ffffffff8371b008 B wsmuxdevs
+ffffffff8371c000 B wsemul_vt100_console_emuldata
+ffffffff8371d000 B pckbd_consdata
+ffffffff8371d038 B pckbd_bell_fn
+ffffffff8371d040 B pckbd_bell_fn_arg
+ffffffff8371e000 b wscninit.initted
+ffffffff8371f000 B pctr_isamd
+ffffffff8371f004 B pctr_isintel
+ffffffff8371f008 B pctr_intel_cap
+ffffffff8371f010 B pctr_fn
+ffffffff83720000 b nvram_initialized
+ffffffff83721000 B hidkbd_is_console
+ffffffff83721008 B hidkbd_bell_fn
+ffffffff83721010 B hidkbd_bell_fn_arg
+ffffffff83722000 B usb_task_thread_proc
+ffffffff83722008 B usb_abort_task_thread_proc
+ffffffff83722010 b usb_nbuses
+ffffffff83722018 B usbpalock
+ffffffff83722028 B usb_abort_tasks
+ffffffff83722038 B usb_explore_tasks
+ffffffff83722048 B usb_generic_tasks
+ffffffff83722058 b usb_run_abort_tasks
+ffffffff8372205c b usb_run_tasks
+ffffffff83722060 B explore_pending
+ffffffff83723000 B usb_blk_freelist
+ffffffff83723008 B usb_blk_nfree
+ffffffff83723010 B usb_frag_freelist
+ffffffff83724000 b usbd_errstr.buffer
+ffffffff83724008 b usb_delay_ms.usb_delay_wchan
+ffffffff83724010 b usbd_probe_and_attach.cookie
+ffffffff83725000 b t_wait
+ffffffff83725004 b t_trust
+ffffffff83726000 B umb_session_id
+ffffffff83726010 b umb_val2descr.sval
+ffffffff83727000 b probe_ic
+ffffffff83727008 b probe_addr
+ffffffff83727010 b probe_val
+ffffffff83727110 B skip_fc
+ffffffff83727118 B ignore_addrs
+ffffffff83727120 b iic_dump.iicvalcnt
+ffffffff83728000 B acpi_softc
+ffffffff83728008 B acpiwqpool
+ffffffff837281b0 B acpi_enabled
+ffffffff837281b4 b acpi_maptable.tblid
+ffffffff837281b8 b acpi_add_device.nacpicpus
+ffffffff837281bc B acpi_force_bm
+ffffffff837281c0 B mouse_has_softbtn
+ffffffff837281c4 B acpi_evindex
+ffffffff837281c8 B acpi_poll_enabled
+ffffffff837281cc B acpi_hasprocfvs
+ffffffff837281d0 B acpi_haspci
+ffffffff83729000 B aml_root
+ffffffff83729060 B aml_lastscope
+ffffffff83729068 B aml_ophash
+ffffffff83729070 b aml_mnem.mnemstr
+ffffffff83729090 B aml_notify_list
+ffffffff83729098 B acpi_nalloc
+ffffffff837290a0 b acpi_sleep.acpinowait
+ffffffff837290b0 b aml_nodename.namebuf
+ffffffff83729130 b aml_getname.namebuf
+ffffffff837291b0 b aml_getname.p
+ffffffff837291b8 b global_lock_count
+ffffffff837291c0 b aml_eisaid.id
+ffffffff837291c8 B aml_global_lock
+ffffffff837291d0 b aml_mapresource.map
+ffffffff83729210 b aml_val_to_string.buffer
+ffffffff83729310 B aml_error
+ffffffff83729314 B odp
+ffffffff83729318 B maxdp
+ffffffff8372931c B aml_busy
+ffffffff8372a000 B scope
+ffffffff8372b000 B acpibtn_lids
+ffffffff8372c000 B cst_stats
+ffffffff8372d000 B acpihpet_attached
+ffffffff8372e000 b acpiec_wait.acpiecnowait
+ffffffff8372f000 B acpitz_cpu_setperf
+ffffffff83730000 B acpimadt_busses
+ffffffff83733000 B acpimadt_isa_bus
+ffffffff83733030 b lapic_map
+ffffffff83734000 B acpidmar_ddb
+ffffffff83734010 b dmar_bdf.bdf
+ffffffff83734030 B acpidmar_sc
+ffffffff83734038 B domain_map_page
+ffffffff83734040 b dom_bdf.mmm
+ffffffff83734070 b iommu_init.niommu
+ffffffff83734078 b acpidmar_pci_attach.dom
+ffffffff83734080 b sid_flag
+ffffffff83774080 b ivhd_showpage.show
+ffffffff83774084 b ivhd_iommu_init.niommu
+ffffffff83774088 b acpidmar_intr.ofe.0
+ffffffff83774090 b acpidmar_intr.ofe.1
+ffffffff83775000 b dwiic_i2c_intr_string.irqstr
+ffffffff83776000 B acpihve_attached
+ffffffff83777000 B efi_jmpbuf
+ffffffff83778000 B vm_pool
+ffffffff837781a8 B vcpu_pool
+ffffffff83778350 B vmm_softc
+ffffffff83779000 B l1tf_flush_region
+ffffffff8377a000 B sdmmc_verbose
+ffffffff8377b000 B utc_offset
+ffffffff8377b008 B bufpages
+ffffffff8377b010 B utsname
+ffffffff8377c000 B mountroot
+ffffffff8377d000 B __kernel_bss_end
 ffffffff83800000 B _end
 ffffffff83800000 B end